1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324
8325
8326
8327
8328
8329
8330
8331
8332
8333
8334
8335
8336
8337
8338
8339
8340
8341
8342
8343
8344
8345
8346
8347
8348
8349
8350
8351
8352
8353
8354
8355
8356
8357
8358
8359
8360
8361
8362
8363
8364
8365
8366
8367
8368
8369
8370
8371
8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
8460
8461
8462
8463
8464
8465
8466
8467
8468
8469
8470
8471
8472
8473
8474
8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490
8491
8492
8493
8494
8495
8496
8497
8498
8499
8500
8501
8502
8503
8504
8505
8506
8507
8508
8509
8510
8511
8512
8513
8514
8515
8516
8517
8518
8519
8520
8521
8522
8523
8524
8525
8526
8527
8528
8529
8530
8531
8532
8533
8534
8535
8536
8537
8538
8539
8540
8541
8542
8543
8544
8545
8546
8547
8548
8549
8550
8551
8552
8553
8554
8555
8556
8557
8558
8559
8560
8561
8562
8563
8564
8565
8566
8567
8568
8569
8570
8571
8572
8573
8574
8575
8576
8577
8578
8579
8580
8581
8582
8583
8584
8585
8586
8587
8588
8589
8590
8591
8592
8593
8594
8595
8596
8597
8598
8599
8600
8601
8602
8603
8604
8605
8606
8607
8608
8609
8610
8611
8612
8613
8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627
8628
8629
8630
8631
8632
8633
8634
8635
8636
8637
8638
8639
8640
8641
8642
8643
8644
8645
8646
8647
8648
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659
8660
8661
8662
8663
8664
8665
8666
8667
8668
8669
8670
8671
8672
8673
8674
8675
8676
8677
8678
8679
8680
8681
8682
8683
8684
8685
8686
8687
8688
8689
8690
8691
8692
8693
8694
8695
8696
8697
8698
8699
8700
8701
8702
8703
8704
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715
8716
8717
8718
8719
8720
8721
8722
8723
8724
8725
8726
8727
8728
8729
8730
8731
8732
8733
8734
8735
8736
8737
8738
8739
8740
8741
8742
8743
8744
8745
8746
8747
8748
8749
8750
8751
8752
8753
8754
8755
8756
8757
8758
8759
8760
8761
8762
8763
8764
8765
8766
8767
8768
8769
8770
8771
8772
8773
8774
8775
8776
8777
8778
8779
8780
8781
8782
8783
8784
8785
8786
8787
8788
8789
8790
8791
8792
8793
8794
8795
8796
8797
8798
8799
8800
8801
8802
8803
8804
8805
8806
8807
8808
8809
8810
8811
8812
8813
8814
8815
8816
8817
8818
8819
8820
8821
8822
8823
8824
8825
8826
8827
8828
8829
8830
8831
8832
8833
8834
8835
8836
8837
8838
8839
8840
8841
8842
8843
8844
8845
8846
8847
8848
8849
8850
8851
8852
8853
8854
8855
8856
8857
8858
8859
8860
8861
8862
8863
8864
8865
8866
8867
8868
8869
8870
8871
8872
8873
8874
8875
8876
8877
8878
8879
8880
8881
8882
8883
8884
8885
8886
8887
8888
8889
8890
8891
8892
8893
8894
8895
8896
8897
8898
8899
8900
8901
8902
8903
8904
8905
8906
8907
8908
8909
8910
8911
8912
8913
8914
8915
8916
8917
8918
8919
8920
8921
8922
8923
8924
8925
8926
8927
8928
8929
8930
8931
8932
8933
8934
8935
8936
8937
8938
8939
8940
8941
8942
8943
8944
8945
8946
8947
8948
8949
8950
8951
8952
8953
8954
8955
8956
8957
8958
8959
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991
8992
8993
8994
8995
8996
8997
8998
8999
9000
9001
9002
9003
9004
9005
9006
9007
9008
9009
9010
9011
9012
9013
9014
9015
9016
9017
9018
9019
9020
9021
9022
9023
9024
9025
9026
9027
9028
9029
9030
9031
9032
9033
9034
9035
9036
9037
9038
9039
9040
9041
9042
9043
9044
9045
9046
9047
9048
9049
9050
9051
9052
9053
9054
9055
9056
9057
9058
9059
9060
9061
9062
9063
9064
9065
9066
9067
9068
9069
9070
9071
9072
9073
9074
9075
9076
9077
9078
9079
9080
9081
9082
9083
9084
9085
9086
9087
9088
9089
9090
9091
9092
9093
9094
9095
9096
9097
9098
9099
9100
9101
9102
9103
9104
9105
9106
9107
9108
9109
9110
9111
9112
9113
9114
9115
9116
9117
9118
9119
9120
9121
9122
9123
9124
9125
9126
9127
9128
9129
9130
9131
9132
9133
9134
9135
9136
9137
9138
9139
9140
9141
9142
9143
9144
9145
9146
9147
9148
9149
9150
9151
9152
9153
9154
9155
9156
9157
9158
9159
9160
9161
9162
9163
9164
9165
9166
9167
9168
9169
9170
9171
9172
9173
9174
9175
9176
9177
9178
9179
9180
9181
9182
9183
9184
9185
9186
9187
9188
9189
9190
9191
9192
9193
9194
9195
9196
9197
9198
9199
9200
9201
9202
9203
9204
9205
9206
9207
9208
9209
9210
9211
9212
9213
9214
9215
9216
9217
9218
9219
9220
9221
9222
9223
9224
9225
9226
9227
9228
9229
9230
9231
9232
9233
9234
9235
9236
9237
9238
9239
9240
9241
9242
9243
9244
9245
9246
9247
9248
9249
9250
9251
9252
9253
9254
9255
9256
9257
9258
9259
9260
9261
9262
9263
9264
9265
9266
9267
9268
9269
9270
9271
9272
9273
9274
9275
9276
9277
9278
9279
9280
9281
9282
9283
9284
9285
9286
9287
9288
9289
9290
9291
9292
9293
9294
9295
9296
9297
9298
9299
9300
9301
9302
9303
9304
9305
9306
9307
9308
9309
9310
9311
9312
9313
9314
9315
9316
9317
9318
9319
9320
9321
9322
9323
9324
9325
9326
9327
9328
9329
9330
9331
9332
9333
9334
9335
9336
9337
9338
9339
9340
9341
9342
9343
9344
9345
9346
9347
9348
9349
9350
9351
9352
9353
9354
9355
9356
9357
9358
9359
9360
9361
9362
9363
9364
9365
9366
9367
9368
9369
9370
9371
9372
9373
9374
9375
9376
9377
9378
9379
9380
9381
9382
9383
9384
9385
9386
9387
9388
9389
9390
9391
9392
9393
9394
9395
9396
9397
9398
9399
9400
9401
9402
9403
9404
9405
9406
9407
9408
9409
9410
9411
9412
9413
9414
9415
9416
9417
9418
9419
9420
9421
9422
9423
9424
9425
9426
9427
9428
9429
9430
9431
9432
9433
9434
9435
9436
9437
9438
9439
9440
9441
9442
9443
9444
9445
9446
9447
9448
9449
9450
9451
9452
9453
9454
9455
9456
9457
9458
9459
9460
9461
9462
9463
9464
9465
9466
9467
9468
9469
9470
9471
9472
9473
9474
9475
9476
9477
9478
9479
9480
9481
9482
9483
9484
9485
9486
9487
9488
9489
9490
9491
9492
9493
9494
9495
9496
9497
9498
9499
9500
9501
9502
9503
9504
9505
9506
9507
9508
9509
9510
9511
9512
9513
9514
9515
9516
9517
9518
9519
9520
9521
9522
9523
9524
9525
9526
9527
9528
9529
9530
9531
9532
9533
9534
9535
9536
9537
9538
9539
9540
9541
9542
9543
9544
9545
9546
9547
9548
9549
9550
9551
9552
9553
9554
9555
9556
9557
9558
9559
9560
9561
9562
9563
9564
9565
9566
9567
9568
9569
9570
9571
9572
9573
9574
9575
9576
9577
9578
9579
9580
9581
9582
9583
9584
9585
9586
9587
9588
9589
9590
9591
9592
9593
9594
9595
9596
9597
9598
9599
9600
9601
9602
9603
9604
9605
9606
9607
9608
9609
9610
9611
9612
9613
9614
9615
9616
9617
9618
9619
9620
9621
9622
9623
9624
9625
9626
9627
9628
9629
9630
9631
9632
9633
9634
9635
9636
9637
9638
9639
9640
9641
9642
9643
9644
9645
9646
9647
9648
9649
9650
9651
9652
9653
9654
9655
9656
9657
9658
9659
9660
9661
9662
9663
9664
9665
9666
9667
9668
9669
9670
9671
9672
9673
9674
9675
9676
9677
9678
9679
9680
9681
9682
9683
9684
9685
9686
9687
9688
9689
9690
9691
9692
9693
9694
9695
9696
9697
9698
9699
9700
9701
9702
9703
9704
9705
9706
9707
9708
9709
9710
9711
9712
9713
9714
9715
9716
9717
9718
9719
9720
9721
9722
9723
9724
9725
9726
9727
9728
9729
9730
9731
9732
9733
9734
9735
9736
9737
9738
9739
9740
9741
9742
9743
9744
9745
9746
9747
9748
9749
9750
9751
9752
9753
9754
9755
9756
9757
9758
9759
9760
9761
9762
9763
9764
9765
9766
9767
9768
9769
9770
9771
9772
9773
9774
9775
9776
9777
9778
9779
9780
9781
9782
9783
9784
9785
9786
9787
9788
9789
9790
9791
9792
9793
9794
9795
9796
9797
9798
9799
9800
9801
9802
9803
9804
9805
9806
9807
9808
9809
9810
9811
9812
9813
9814
9815
9816
9817
9818
9819
9820
9821
9822
9823
9824
9825
9826
9827
9828
9829
9830
9831
9832
9833
9834
9835
9836
9837
9838
9839
9840
9841
9842
9843
9844
9845
9846
9847
9848
9849
9850
9851
9852
9853
9854
9855
9856
9857
9858
9859
9860
9861
9862
9863
9864
9865
9866
9867
9868
9869
9870
9871
9872
9873
9874
9875
9876
9877
9878
9879
9880
9881
9882
9883
9884
9885
9886
9887
9888
9889
9890
9891
9892
9893
9894
9895
9896
9897
9898
9899
9900
9901
9902
9903
9904
9905
9906
9907
9908
9909
9910
9911
9912
9913
9914
9915
9916
9917
9918
9919
9920
9921
9922
9923
9924
9925
9926
9927
9928
9929
9930
9931
9932
9933
9934
9935
9936
9937
9938
9939
9940
9941
9942
9943
9944
9945
9946
9947
9948
9949
9950
9951
9952
9953
9954
9955
9956
9957
9958
9959
9960
9961
9962
9963
9964
9965
9966
9967
9968
9969
9970
9971
9972
9973
9974
9975
9976
9977
9978
9979
9980
9981
9982
9983
9984
9985
9986
9987
9988
9989
9990
9991
9992
9993
9994
9995
9996
9997
9998
9999
10000
10001
10002
10003
10004
10005
10006
10007
10008
10009
10010
10011
10012
10013
10014
10015
10016
10017
10018
10019
10020
10021
10022
10023
10024
10025
10026
10027
10028
10029
10030
10031
10032
10033
10034
10035
10036
10037
10038
10039
10040
10041
10042
10043
10044
10045
10046
10047
10048
10049
10050
10051
10052
10053
10054
10055
10056
10057
10058
10059
10060
10061
10062
10063
10064
10065
10066
10067
10068
10069
10070
10071
10072
10073
10074
10075
10076
10077
10078
10079
10080
10081
10082
10083
10084
|
/* $NoKeywords:$ */
/**
* @file
*
* Register definitions
*
*
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: GNB
* @e \$Revision: 63425 $ @e \$Date: 2011-12-22 11:24:10 -0600 (Thu, 22 Dec 2011) $
*
*/
/*
*****************************************************************************
*
* Copyright (c) 2008 - 2012, Advanced Micro Devices, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* ***************************************************************************
*
*/
#ifndef _GNBREGISTERSLN_H_
#define _GNBREGISTERSLN_H_
#define TYPE_D0F0 0x1
#define TYPE_D0F0x64 0x2
#define TYPE_D0F0x98 0x3
#define TYPE_D0F0xE4 0x5
#define TYPE_DxF0 0x6
#define TYPE_DxF0xE4 0x7
#define TYPE_D18F1 0xb
#define TYPE_D18F2 0xc
#define TYPE_D18F3 0xd
#define TYPE_MSR 0x10
#define TYPE_D1F0 0x11
#define TYPE_GMM 0x12
#define D18F2x9C 0xe
#define GMM 0x11
#ifndef WRAP_SPACE
#define WRAP_SPACE(w, x) (0x01300000 | (w << 16) | (x))
#endif
#ifndef CORE_SPACE
#define CORE_SPACE(c, x) (0x00010000 | (c << 24) | (x))
#endif
#ifndef PHY_SPACE
#define PHY_SPACE(w, p, x) (0x00200000 | ((p + 1) << 24) | (w << 16) | (x))
#endif
#ifndef PIF_SPACE
#define PIF_SPACE(w, p, x) (0x00100000 | ((p + 1) << 24) | (w << 16) | (x))
#endif
// **** D0F0x00 Register Definition ****
// Address
#define D0F0x00_ADDRESS 0x0
// Type
#define D0F0x00_TYPE TYPE_D0F0
// Field Data
#define D0F0x00_VendorID_OFFSET 0
#define D0F0x00_VendorID_WIDTH 16
#define D0F0x00_VendorID_MASK 0xffff
#define D0F0x00_DeviceID_OFFSET 16
#define D0F0x00_DeviceID_WIDTH 16
#define D0F0x00_DeviceID_MASK 0xffff0000
/// D0F0x00
typedef union {
struct { ///<
UINT32 VendorID:16; ///<
UINT32 DeviceID:16; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x00_STRUCT;
// **** D0F0x04 Register Definition ****
// Address
#define D0F0x04_ADDRESS 0x4
// Type
#define D0F0x04_TYPE TYPE_D0F0
// Field Data
#define D0F0x04_IoAccessEn_OFFSET 0
#define D0F0x04_IoAccessEn_WIDTH 1
#define D0F0x04_IoAccessEn_MASK 0x1
#define D0F0x04_MemAccessEn_OFFSET 1
#define D0F0x04_MemAccessEn_WIDTH 1
#define D0F0x04_MemAccessEn_MASK 0x2
#define D0F0x04_BusMasterEn_OFFSET 2
#define D0F0x04_BusMasterEn_WIDTH 1
#define D0F0x04_BusMasterEn_MASK 0x4
#define D0F0x04_SpecialCycleEn_OFFSET 3
#define D0F0x04_SpecialCycleEn_WIDTH 1
#define D0F0x04_SpecialCycleEn_MASK 0x8
#define D0F0x04_MemWriteInvalidateEn_OFFSET 4
#define D0F0x04_MemWriteInvalidateEn_WIDTH 1
#define D0F0x04_MemWriteInvalidateEn_MASK 0x10
#define D0F0x04_PalSnoopEn_OFFSET 5
#define D0F0x04_PalSnoopEn_WIDTH 1
#define D0F0x04_PalSnoopEn_MASK 0x20
#define D0F0x04_ParityErrorEn_OFFSET 6
#define D0F0x04_ParityErrorEn_WIDTH 1
#define D0F0x04_ParityErrorEn_MASK 0x40
#define D0F0x04_Reserved_7_7_OFFSET 7
#define D0F0x04_Reserved_7_7_WIDTH 1
#define D0F0x04_Reserved_7_7_MASK 0x80
#define D0F0x04_SerrEn_OFFSET 8
#define D0F0x04_SerrEn_WIDTH 1
#define D0F0x04_SerrEn_MASK 0x100
#define D0F0x04_FastB2BEn_OFFSET 9
#define D0F0x04_FastB2BEn_WIDTH 1
#define D0F0x04_FastB2BEn_MASK 0x200
#define D0F0x04_Reserved_19_10_OFFSET 10
#define D0F0x04_Reserved_19_10_WIDTH 10
#define D0F0x04_Reserved_19_10_MASK 0xffc00
#define D0F0x04_CapList_OFFSET 20
#define D0F0x04_CapList_WIDTH 1
#define D0F0x04_CapList_MASK 0x100000
#define D0F0x04_PCI66En_OFFSET 21
#define D0F0x04_PCI66En_WIDTH 1
#define D0F0x04_PCI66En_MASK 0x200000
#define D0F0x04_Reserved_22_22_OFFSET 22
#define D0F0x04_Reserved_22_22_WIDTH 1
#define D0F0x04_Reserved_22_22_MASK 0x400000
#define D0F0x04_FastBackCapable_OFFSET 23
#define D0F0x04_FastBackCapable_WIDTH 1
#define D0F0x04_FastBackCapable_MASK 0x800000
#define D0F0x04_Reserved_24_24_OFFSET 24
#define D0F0x04_Reserved_24_24_WIDTH 1
#define D0F0x04_Reserved_24_24_MASK 0x1000000
#define D0F0x04_DevselTiming_OFFSET 25
#define D0F0x04_DevselTiming_WIDTH 2
#define D0F0x04_DevselTiming_MASK 0x6000000
#define D0F0x04_SignalTargetAbort_OFFSET 27
#define D0F0x04_SignalTargetAbort_WIDTH 1
#define D0F0x04_SignalTargetAbort_MASK 0x8000000
#define D0F0x04_ReceivedTargetAbort_OFFSET 28
#define D0F0x04_ReceivedTargetAbort_WIDTH 1
#define D0F0x04_ReceivedTargetAbort_MASK 0x10000000
#define D0F0x04_ReceivedMasterAbort_OFFSET 29
#define D0F0x04_ReceivedMasterAbort_WIDTH 1
#define D0F0x04_ReceivedMasterAbort_MASK 0x20000000
#define D0F0x04_SignaledSystemError_OFFSET 30
#define D0F0x04_SignaledSystemError_WIDTH 1
#define D0F0x04_SignaledSystemError_MASK 0x40000000
#define D0F0x04_ParityErrorDetected_OFFSET 31
#define D0F0x04_ParityErrorDetected_WIDTH 1
#define D0F0x04_ParityErrorDetected_MASK 0x80000000
/// D0F0x04
typedef union {
struct { ///<
UINT32 IoAccessEn:1 ; ///<
UINT32 MemAccessEn:1 ; ///<
UINT32 BusMasterEn:1 ; ///<
UINT32 SpecialCycleEn:1 ; ///<
UINT32 MemWriteInvalidateEn:1 ; ///<
UINT32 PalSnoopEn:1 ; ///<
UINT32 ParityErrorEn:1 ; ///<
UINT32 Reserved_7_7:1 ; ///<
UINT32 SerrEn:1 ; ///<
UINT32 FastB2BEn:1 ; ///<
UINT32 Reserved_19_10:10; ///<
UINT32 CapList:1 ; ///<
UINT32 PCI66En:1 ; ///<
UINT32 Reserved_22_22:1 ; ///<
UINT32 FastBackCapable:1 ; ///<
UINT32 Reserved_24_24:1 ; ///<
UINT32 DevselTiming:2 ; ///<
UINT32 SignalTargetAbort:1 ; ///<
UINT32 ReceivedTargetAbort:1 ; ///<
UINT32 ReceivedMasterAbort:1 ; ///<
UINT32 SignaledSystemError:1 ; ///<
UINT32 ParityErrorDetected:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x04_STRUCT;
// **** D0F0x08 Register Definition ****
// Address
#define D0F0x08_ADDRESS 0x8
// Type
#define D0F0x08_TYPE TYPE_D0F0
// Field Data
#define D0F0x08_RevID_OFFSET 0
#define D0F0x08_RevID_WIDTH 8
#define D0F0x08_RevID_MASK 0xff
#define D0F0x08_ClassCode_OFFSET 8
#define D0F0x08_ClassCode_WIDTH 24
#define D0F0x08_ClassCode_MASK 0xffffff00
/// D0F0x08
typedef union {
struct { ///<
UINT32 RevID:8 ; ///<
UINT32 ClassCode:24; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x08_STRUCT;
// **** D0F0x0C Register Definition ****
// Address
#define D0F0x0C_ADDRESS 0xc
// Type
#define D0F0x0C_TYPE TYPE_D0F0
// Field Data
#define D0F0x0C_CacheLineSize_OFFSET 0
#define D0F0x0C_CacheLineSize_WIDTH 8
#define D0F0x0C_CacheLineSize_MASK 0xff
#define D0F0x0C_LatencyTimer_OFFSET 8
#define D0F0x0C_LatencyTimer_WIDTH 8
#define D0F0x0C_LatencyTimer_MASK 0xff00
#define D0F0x0C_HeaderTypeReg_OFFSET 16
#define D0F0x0C_HeaderTypeReg_WIDTH 8
#define D0F0x0C_HeaderTypeReg_MASK 0xff0000
#define D0F0x0C_BIST_OFFSET 24
#define D0F0x0C_BIST_WIDTH 8
#define D0F0x0C_BIST_MASK 0xff000000
/// D0F0x0C
typedef union {
struct { ///<
UINT32 CacheLineSize:8 ; ///<
UINT32 LatencyTimer:8 ; ///<
UINT32 HeaderTypeReg:8 ; ///<
UINT32 BIST:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x0C_STRUCT;
// **** D0F0x2C Register Definition ****
// Address
#define D0F0x2C_ADDRESS 0x2c
// Type
#define D0F0x2C_TYPE TYPE_D0F0
// Field Data
#define D0F0x2C_SubsystemVendorID_OFFSET 0
#define D0F0x2C_SubsystemVendorID_WIDTH 16
#define D0F0x2C_SubsystemVendorID_MASK 0xffff
#define D0F0x2C_SubsystemID_OFFSET 16
#define D0F0x2C_SubsystemID_WIDTH 16
#define D0F0x2C_SubsystemID_MASK 0xffff0000
/// D0F0x2C
typedef union {
struct { ///<
UINT32 SubsystemVendorID:16; ///<
UINT32 SubsystemID:16; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x2C_STRUCT;
// **** D0F0x34 Register Definition ****
// Address
#define D0F0x34_ADDRESS 0x34
// Type
#define D0F0x34_TYPE TYPE_D0F0
// Field Data
#define D0F0x34_CapPtr_OFFSET 0
#define D0F0x34_CapPtr_WIDTH 8
#define D0F0x34_CapPtr_MASK 0xff
#define D0F0x34_Reserved_31_8_OFFSET 8
#define D0F0x34_Reserved_31_8_WIDTH 24
#define D0F0x34_Reserved_31_8_MASK 0xffffff00
/// D0F0x34
typedef union {
struct { ///<
UINT32 CapPtr:8 ; ///<
UINT32 Reserved_31_8:24; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x34_STRUCT;
// **** D0F0x4C Register Definition ****
// Address
#define D0F0x4C_ADDRESS 0x4c
// Type
#define D0F0x4C_TYPE TYPE_D0F0
// Field Data
#define D0F0x4C_Function1Enable_OFFSET 0
#define D0F0x4C_Function1Enable_WIDTH 1
#define D0F0x4C_Function1Enable_MASK 0x1
#define D0F0x4C_ApicEnable_OFFSET 1
#define D0F0x4C_ApicEnable_WIDTH 1
#define D0F0x4C_ApicEnable_MASK 0x2
#define D0F0x4C_Reserved_2_2_OFFSET 2
#define D0F0x4C_Reserved_2_2_WIDTH 1
#define D0F0x4C_Reserved_2_2_MASK 0x4
#define D0F0x4C_Cf8Dis_OFFSET 3
#define D0F0x4C_Cf8Dis_WIDTH 1
#define D0F0x4C_Cf8Dis_MASK 0x8
#define D0F0x4C_PMEDis_OFFSET 4
#define D0F0x4C_PMEDis_WIDTH 1
#define D0F0x4C_PMEDis_MASK 0x10
#define D0F0x4C_SerrDis_OFFSET 5
#define D0F0x4C_SerrDis_WIDTH 1
#define D0F0x4C_SerrDis_MASK 0x20
#define D0F0x4C_Reserved_10_6_OFFSET 6
#define D0F0x4C_Reserved_10_6_WIDTH 5
#define D0F0x4C_Reserved_10_6_MASK 0x7c0
#define D0F0x4C_CRS_OFFSET 11
#define D0F0x4C_CRS_WIDTH 1
#define D0F0x4C_CRS_MASK 0x800
#define D0F0x4C_CfgRdTime_OFFSET 12
#define D0F0x4C_CfgRdTime_WIDTH 3
#define D0F0x4C_CfgRdTime_MASK 0x7000
#define D0F0x4C_Reserved_22_15_OFFSET 15
#define D0F0x4C_Reserved_22_15_WIDTH 8
#define D0F0x4C_Reserved_22_15_MASK 0x7f8000
#define D0F0x4C_MMIOEnable_OFFSET 23
#define D0F0x4C_MMIOEnable_WIDTH 1
#define D0F0x4C_MMIOEnable_MASK 0x800000
#define D0F0x4C_Reserved_25_24_OFFSET 24
#define D0F0x4C_Reserved_25_24_WIDTH 2
#define D0F0x4C_Reserved_25_24_MASK 0x3000000
#define D0F0x4C_HPDis_OFFSET 26
#define D0F0x4C_HPDis_WIDTH 1
#define D0F0x4C_HPDis_MASK 0x4000000
#define D0F0x4C_Reserved_31_27_OFFSET 27
#define D0F0x4C_Reserved_31_27_WIDTH 5
#define D0F0x4C_Reserved_31_27_MASK 0xf8000000
/// D0F0x4C
typedef union {
struct { ///<
UINT32 Function1Enable:1 ; ///<
UINT32 ApicEnable:1 ; ///<
UINT32 Reserved_2_2:1 ; ///<
UINT32 Cf8Dis:1 ; ///<
UINT32 PMEDis:1 ; ///<
UINT32 SerrDis:1 ; ///<
UINT32 Reserved_10_6:5 ; ///<
UINT32 CRS:1 ; ///<
UINT32 CfgRdTime:3 ; ///<
UINT32 Reserved_22_15:8 ; ///<
UINT32 MMIOEnable:1 ; ///<
UINT32 Reserved_25_24:2 ; ///<
UINT32 HPDis:1 ; ///<
UINT32 Reserved_31_27:5 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x4C_STRUCT;
// **** D0F0x60 Register Definition ****
// Address
#define D0F0x60_ADDRESS 0x60
// Type
#define D0F0x60_TYPE TYPE_D0F0
// Field Data
#define D0F0x60_MiscIndAddr_OFFSET 0
#define D0F0x60_MiscIndAddr_WIDTH 7
#define D0F0x60_MiscIndAddr_MASK 0x7f
#define D0F0x60_MiscIndWrEn_OFFSET 7
#define D0F0x60_MiscIndWrEn_WIDTH 1
#define D0F0x60_MiscIndWrEn_MASK 0x80
#define D0F0x60_Reserved_31_8_OFFSET 8
#define D0F0x60_Reserved_31_8_WIDTH 24
#define D0F0x60_Reserved_31_8_MASK 0xffffff00
/// D0F0x60
typedef union {
struct { ///<
UINT32 MiscIndAddr:7 ; ///<
UINT32 MiscIndWrEn:1 ; ///<
UINT32 Reserved_31_8:24; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x60_STRUCT;
// **** D0F0x64 Register Definition ****
// Address
#define D0F0x64_ADDRESS 0x64
// Type
#define D0F0x64_TYPE TYPE_D0F0
// Field Data
#define D0F0x64_MiscIndData_OFFSET 0
#define D0F0x64_MiscIndData_WIDTH 32
#define D0F0x64_MiscIndData_MASK 0xffffffff
/// D0F0x64
typedef union {
struct { ///<
UINT32 MiscIndData:32; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_STRUCT;
/// D0F0x78
typedef union {
struct { ///<
UINT32 Scratch:32; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x78_STRUCT;
// **** D0F0x7C Register Definition ****
// Address
#define D0F0x7C_ADDRESS 0x7c
// Type
#define D0F0x7C_TYPE TYPE_D0F0
// Field Data
#define D0F0x7C_ForceIntGFXDisable_OFFSET 0
#define D0F0x7C_ForceIntGFXDisable_WIDTH 1
#define D0F0x7C_ForceIntGFXDisable_MASK 0x1
#define D0F0x7C_Reserved_31_1_OFFSET 1
#define D0F0x7C_Reserved_31_1_WIDTH 31
#define D0F0x7C_Reserved_31_1_MASK 0xfffffffe
/// D0F0x7C
typedef union {
struct { ///<
UINT32 ForceIntGFXDisable:1 ; ///<
UINT32 Reserved_31_1:31; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x7C_STRUCT;
// **** D0F0x84 Register Definition ****
// Address
#define D0F0x84_ADDRESS 0x84
// Type
#define D0F0x84_TYPE TYPE_D0F0
// Field Data
#define D0F0x84_Reserved_3_0_OFFSET 0
#define D0F0x84_Reserved_3_0_WIDTH 4
#define D0F0x84_Reserved_3_0_MASK 0xf
#define D0F0x84_Ev6Mode_OFFSET 4
#define D0F0x84_Ev6Mode_WIDTH 1
#define D0F0x84_Ev6Mode_MASK 0x10
#define D0F0x84_Reserved_7_5_OFFSET 5
#define D0F0x84_Reserved_7_5_WIDTH 3
#define D0F0x84_Reserved_7_5_MASK 0xe0
#define D0F0x84_PmeMode_OFFSET 8
#define D0F0x84_PmeMode_WIDTH 1
#define D0F0x84_PmeMode_MASK 0x100
#define D0F0x84_PmeTurnOff_OFFSET 9
#define D0F0x84_PmeTurnOff_WIDTH 1
#define D0F0x84_PmeTurnOff_MASK 0x200
#define D0F0x84_Reserved_31_10_OFFSET 10
#define D0F0x84_Reserved_31_10_WIDTH 22
#define D0F0x84_Reserved_31_10_MASK 0xfffffc00
/// D0F0x84
typedef union {
struct { ///<
UINT32 Reserved_3_0:4 ; ///<
UINT32 Ev6Mode:1 ; ///<
UINT32 Reserved_7_5:3 ; ///<
UINT32 PmeMode:1 ; ///<
UINT32 PmeTurnOff:1 ; ///<
UINT32 Reserved_31_10:22; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x84_STRUCT;
// **** D0F0x90 Register Definition ****
// Address
#define D0F0x90_ADDRESS 0x90
// Type
#define D0F0x90_TYPE TYPE_D0F0
// Field Data
#define D0F0x90_Reserved_22_0_OFFSET 0
#define D0F0x90_Reserved_22_0_WIDTH 23
#define D0F0x90_Reserved_22_0_MASK 0x7fffff
#define D0F0x90_TopOfDram_OFFSET 23
#define D0F0x90_TopOfDram_WIDTH 9
#define D0F0x90_TopOfDram_MASK 0xff800000
/// D0F0x90
typedef union {
struct { ///<
UINT32 Reserved_22_0:23; ///<
UINT32 TopOfDram:9 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x90_STRUCT;
// **** D0F0x94 Register Definition ****
// Address
#define D0F0x94_ADDRESS 0x94
// Type
#define D0F0x94_TYPE TYPE_D0F0
// Field Data
#define D0F0x94_OrbIndAddr_OFFSET 0
#define D0F0x94_OrbIndAddr_WIDTH 7
#define D0F0x94_OrbIndAddr_MASK 0x7f
#define D0F0x94_Reserved_7_7_OFFSET 7
#define D0F0x94_Reserved_7_7_WIDTH 1
#define D0F0x94_Reserved_7_7_MASK 0x80
#define D0F0x94_OrbIndWrEn_OFFSET 8
#define D0F0x94_OrbIndWrEn_WIDTH 1
#define D0F0x94_OrbIndWrEn_MASK 0x100
#define D0F0x94_Reserved_31_9_OFFSET 9
#define D0F0x94_Reserved_31_9_WIDTH 23
#define D0F0x94_Reserved_31_9_MASK 0xfffffe00
/// D0F0x94
typedef union {
struct { ///<
UINT32 OrbIndAddr:7 ; ///<
UINT32 Reserved_7_7:1 ; ///<
UINT32 OrbIndWrEn:1 ; ///<
UINT32 Reserved_31_9:23; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x94_STRUCT;
// **** D0F0x98 Register Definition ****
// Address
#define D0F0x98_ADDRESS 0x98
// Type
#define D0F0x98_TYPE TYPE_D0F0
// Field Data
#define D0F0x98_OrbIndData_OFFSET 0
#define D0F0x98_OrbIndData_WIDTH 32
#define D0F0x98_OrbIndData_MASK 0xffffffff
/// D0F0x98
typedef union {
struct { ///<
UINT32 OrbIndData:32; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x98_STRUCT;
// **** D0F0xE0 Register Definition ****
// Address
#define D0F0xE0_ADDRESS 0xe0
// Type
#define D0F0xE0_TYPE TYPE_D0F0
// Field Data
#define D0F0xE0_PcieIndxAddr_OFFSET 0
#define D0F0xE0_PcieIndxAddr_WIDTH 16
#define D0F0xE0_PcieIndxAddr_MASK 0xffff
#define D0F0xE0_FrameType_OFFSET 16
#define D0F0xE0_FrameType_WIDTH 8
#define D0F0xE0_FrameType_MASK 0xff0000
#define D0F0xE0_BlockSelect_OFFSET 24
#define D0F0xE0_BlockSelect_WIDTH 8
#define D0F0xE0_BlockSelect_MASK 0xff000000
/// D0F0xE0
typedef union {
struct { ///<
UINT32 PcieIndxAddr:16; ///<
UINT32 FrameType:8 ; ///<
UINT32 BlockSelect:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE0_STRUCT;
// **** D0F0xE4 Register Definition ****
// Address
#define D0F0xE4_ADDRESS 0xe4
// Type
#define D0F0xE4_TYPE TYPE_D0F0
// Field Data
#define D0F0xE4_PcieIndxData_OFFSET 0
#define D0F0xE4_PcieIndxData_WIDTH 32
#define D0F0xE4_PcieIndxData_MASK 0xffffffff
/// D0F0xE4
typedef union {
struct { ///<
UINT32 PcieIndxData:32; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_STRUCT;
// **** D18F1xF0 Register Definition ****
// Address
#define D18F1xF0_ADDRESS 0xf0
// Type
#define D18F1xF0_TYPE TYPE_D18F1
// Field Data
#define D18F1xF0_DramHoleValid_OFFSET 0
#define D18F1xF0_DramHoleValid_WIDTH 1
#define D18F1xF0_DramHoleValid_MASK 0x1
#define D18F1xF0_Reserved_6_1_OFFSET 1
#define D18F1xF0_Reserved_6_1_WIDTH 6
#define D18F1xF0_Reserved_6_1_MASK 0x7e
#define D18F1xF0_DramHoleOffset_31_23__OFFSET 7
#define D18F1xF0_DramHoleOffset_31_23__WIDTH 9
#define D18F1xF0_DramHoleOffset_31_23__MASK 0xff80
#define D18F1xF0_Reserved_23_16_OFFSET 16
#define D18F1xF0_Reserved_23_16_WIDTH 8
#define D18F1xF0_Reserved_23_16_MASK 0xff0000
#define D18F1xF0_DramHoleBase_31_24__OFFSET 24
#define D18F1xF0_DramHoleBase_31_24__WIDTH 8
#define D18F1xF0_DramHoleBase_31_24__MASK 0xff000000
/// D18F1xF0
typedef union {
struct { ///<
UINT32 DramHoleValid:1 ; ///<
UINT32 Reserved_6_1:6 ; ///<
UINT32 DramHoleOffset_31_23_:9 ; ///<
UINT32 Reserved_23_16:8 ; ///<
UINT32 DramHoleBase_31_24_:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F1xF0_STRUCT;
// **** D18F2x00 Register Definition ****
// Address
#define D18F2x00_ADDRESS 0x0
// Type
#define D18F2x00_TYPE TYPE_D18F2
// Field Data
#define D18F2x00_VendorID_OFFSET 0
#define D18F2x00_VendorID_WIDTH 16
#define D18F2x00_VendorID_MASK 0xffff
#define D18F2x00_DeviceID_OFFSET 16
#define D18F2x00_DeviceID_WIDTH 16
#define D18F2x00_DeviceID_MASK 0xffff0000
/// D18F2x00
typedef union {
struct { ///<
UINT32 VendorID:16; ///<
UINT32 DeviceID:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x00_STRUCT;
// **** D18F2x08 Register Definition ****
// Address
#define D18F2x08_ADDRESS 0x8
// Type
#define D18F2x08_TYPE TYPE_D18F2
// Field Data
#define D18F2x08_RevID_OFFSET 0
#define D18F2x08_RevID_WIDTH 8
#define D18F2x08_RevID_MASK 0xff
#define D18F2x08_ClassCode_OFFSET 8
#define D18F2x08_ClassCode_WIDTH 24
#define D18F2x08_ClassCode_MASK 0xffffff00
/// D18F2x08
typedef union {
struct { ///<
UINT32 RevID:8 ; ///<
UINT32 ClassCode:24; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x08_STRUCT;
// **** D18F2x0C Register Definition ****
// Address
#define D18F2x0C_ADDRESS 0xc
// Type
#define D18F2x0C_TYPE TYPE_D18F2
// Field Data
#define D18F2x0C_HeaderTypeReg_OFFSET 0
#define D18F2x0C_HeaderTypeReg_WIDTH 32
#define D18F2x0C_HeaderTypeReg_MASK 0xffffffff
/// D18F2x0C
typedef union {
struct { ///<
UINT32 HeaderTypeReg:32; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x0C_STRUCT;
// **** D18F2x040 Register Definition ****
// Address
#define D18F2x040_ADDRESS 0x40
// Type
#define D18F2x040_TYPE TYPE_D18F2
// Field Data
#define D18F2x040_CSEnable_OFFSET 0
#define D18F2x040_CSEnable_WIDTH 1
#define D18F2x040_CSEnable_MASK 0x1
#define D18F2x040_Reserved_1_1_OFFSET 1
#define D18F2x040_Reserved_1_1_WIDTH 1
#define D18F2x040_Reserved_1_1_MASK 0x2
#define D18F2x040_TestFail_OFFSET 2
#define D18F2x040_TestFail_WIDTH 1
#define D18F2x040_TestFail_MASK 0x4
#define D18F2x040_OnDimmMirror_OFFSET 3
#define D18F2x040_OnDimmMirror_WIDTH 1
#define D18F2x040_OnDimmMirror_MASK 0x8
#define D18F2x040_Reserved_4_4_OFFSET 4
#define D18F2x040_Reserved_4_4_WIDTH 1
#define D18F2x040_Reserved_4_4_MASK 0x10
#define D18F2x040_Reserved_31_29_OFFSET 29
#define D18F2x040_Reserved_31_29_WIDTH 3
#define D18F2x040_Reserved_31_29_MASK 0xe0000000
/// D18F2x040
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_1_1:1 ; ///<
UINT32 TestFail:1 ; ///<
UINT32 OnDimmMirror:1 ; ///<
UINT32 Reserved_4_4:1 ; ///<
UINT32 :9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 :10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x040_STRUCT;
// **** D18F2x044 Register Definition ****
// Address
#define D18F2x044_ADDRESS 0x44
// Type
#define D18F2x044_TYPE TYPE_D18F2
// Field Data
#define D18F2x044_CSEnable_OFFSET 0
#define D18F2x044_CSEnable_WIDTH 1
#define D18F2x044_CSEnable_MASK 0x1
#define D18F2x044_Reserved_1_1_OFFSET 1
#define D18F2x044_Reserved_1_1_WIDTH 1
#define D18F2x044_Reserved_1_1_MASK 0x2
#define D18F2x044_TestFail_OFFSET 2
#define D18F2x044_TestFail_WIDTH 1
#define D18F2x044_TestFail_MASK 0x4
#define D18F2x044_OnDimmMirror_OFFSET 3
#define D18F2x044_OnDimmMirror_WIDTH 1
#define D18F2x044_OnDimmMirror_MASK 0x8
#define D18F2x044_Reserved_4_4_OFFSET 4
#define D18F2x044_Reserved_4_4_WIDTH 1
#define D18F2x044_Reserved_4_4_MASK 0x10
#define D18F2x044_Reserved_31_29_OFFSET 29
#define D18F2x044_Reserved_31_29_WIDTH 3
#define D18F2x044_Reserved_31_29_MASK 0xe0000000
/// D18F2x044
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_1_1:1 ; ///<
UINT32 TestFail:1 ; ///<
UINT32 OnDimmMirror:1 ; ///<
UINT32 Reserved_4_4:1 ; ///<
UINT32 :9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 :10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x044_STRUCT;
// **** D18F2x048 Register Definition ****
// Address
#define D18F2x048_ADDRESS 0x48
// Type
#define D18F2x048_TYPE TYPE_D18F2
// Field Data
#define D18F2x048_CSEnable_OFFSET 0
#define D18F2x048_CSEnable_WIDTH 1
#define D18F2x048_CSEnable_MASK 0x1
#define D18F2x048_Reserved_1_1_OFFSET 1
#define D18F2x048_Reserved_1_1_WIDTH 1
#define D18F2x048_Reserved_1_1_MASK 0x2
#define D18F2x048_TestFail_OFFSET 2
#define D18F2x048_TestFail_WIDTH 1
#define D18F2x048_TestFail_MASK 0x4
#define D18F2x048_OnDimmMirror_OFFSET 3
#define D18F2x048_OnDimmMirror_WIDTH 1
#define D18F2x048_OnDimmMirror_MASK 0x8
#define D18F2x048_Reserved_4_4_OFFSET 4
#define D18F2x048_Reserved_4_4_WIDTH 1
#define D18F2x048_Reserved_4_4_MASK 0x10
#define D18F2x048_Reserved_31_29_OFFSET 29
#define D18F2x048_Reserved_31_29_WIDTH 3
#define D18F2x048_Reserved_31_29_MASK 0xe0000000
/// D18F2x048
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_1_1:1 ; ///<
UINT32 TestFail:1 ; ///<
UINT32 OnDimmMirror:1 ; ///<
UINT32 Reserved_4_4:1 ; ///<
UINT32 :9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 :10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x048_STRUCT;
// **** D18F2x04C Register Definition ****
// Address
#define D18F2x04C_ADDRESS 0x4c
// Type
#define D18F2x04C_TYPE TYPE_D18F2
// Field Data
#define D18F2x04C_CSEnable_OFFSET 0
#define D18F2x04C_CSEnable_WIDTH 1
#define D18F2x04C_CSEnable_MASK 0x1
#define D18F2x04C_Reserved_1_1_OFFSET 1
#define D18F2x04C_Reserved_1_1_WIDTH 1
#define D18F2x04C_Reserved_1_1_MASK 0x2
#define D18F2x04C_TestFail_OFFSET 2
#define D18F2x04C_TestFail_WIDTH 1
#define D18F2x04C_TestFail_MASK 0x4
#define D18F2x04C_OnDimmMirror_OFFSET 3
#define D18F2x04C_OnDimmMirror_WIDTH 1
#define D18F2x04C_OnDimmMirror_MASK 0x8
#define D18F2x04C_Reserved_4_4_OFFSET 4
#define D18F2x04C_Reserved_4_4_WIDTH 1
#define D18F2x04C_Reserved_4_4_MASK 0x10
#define D18F2x04C_Reserved_31_29_OFFSET 29
#define D18F2x04C_Reserved_31_29_WIDTH 3
#define D18F2x04C_Reserved_31_29_MASK 0xe0000000
/// D18F2x04C
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_1_1:1 ; ///<
UINT32 TestFail:1 ; ///<
UINT32 OnDimmMirror:1 ; ///<
UINT32 Reserved_4_4:1 ; ///<
UINT32 :9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 :10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x04C_STRUCT;
// **** D18F2x060 Register Definition ****
// Address
#define D18F2x060_ADDRESS 0x60
// Type
#define D18F2x060_TYPE TYPE_D18F2
// Field Data
#define D18F2x060_Reserved_4_0_OFFSET 0
#define D18F2x060_Reserved_4_0_WIDTH 5
#define D18F2x060_Reserved_4_0_MASK 0x1f
#define D18F2x060_Reserved_31_29_OFFSET 29
#define D18F2x060_Reserved_31_29_WIDTH 3
#define D18F2x060_Reserved_31_29_MASK 0xe0000000
/// D18F2x060
typedef union {
struct { ///<
UINT32 Reserved_4_0:5 ; ///<
UINT32 :9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 :10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x060_STRUCT;
// **** D18F2x064 Register Definition ****
// Address
#define D18F2x064_ADDRESS 0x64
// Type
#define D18F2x064_TYPE TYPE_D18F2
// Field Data
#define D18F2x064_Reserved_4_0_OFFSET 0
#define D18F2x064_Reserved_4_0_WIDTH 5
#define D18F2x064_Reserved_4_0_MASK 0x1f
#define D18F2x064_Reserved_31_29_OFFSET 29
#define D18F2x064_Reserved_31_29_WIDTH 3
#define D18F2x064_Reserved_31_29_MASK 0xe0000000
/// D18F2x064
typedef union {
struct { ///<
UINT32 Reserved_4_0:5 ; ///<
UINT32 :9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 :10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x064_STRUCT;
// **** D18F2x078 Register Definition ****
// Address
#define D18F2x078_ADDRESS 0x78
// Type
#define D18F2x078_TYPE TYPE_D18F2
// Field Data
#define D18F2x078_Reserved_14_14_OFFSET 14
#define D18F2x078_Reserved_14_14_WIDTH 1
#define D18F2x078_Reserved_14_14_MASK 0x4000
#define D18F2x078_Reserved_15_15_OFFSET 15
#define D18F2x078_Reserved_15_15_WIDTH 1
#define D18F2x078_Reserved_15_15_MASK 0x8000
#define D18F2x078_Reserved_16_16_OFFSET 16
#define D18F2x078_Reserved_16_16_WIDTH 1
#define D18F2x078_Reserved_16_16_MASK 0x10000
#define D18F2x078_AddrCmdTriEn_OFFSET 17
#define D18F2x078_AddrCmdTriEn_WIDTH 1
#define D18F2x078_AddrCmdTriEn_MASK 0x20000
#define D18F2x078_Reserved_18_18_OFFSET 18
#define D18F2x078_Reserved_18_18_WIDTH 1
#define D18F2x078_Reserved_18_18_MASK 0x40000
#define D18F2x078_Reserved_19_19_OFFSET 19
#define D18F2x078_Reserved_19_19_WIDTH 1
#define D18F2x078_Reserved_19_19_MASK 0x80000
/// D18F2x078
typedef union {
struct { ///<
UINT32 :4 ; ///<
UINT32 :2 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :2 ; ///<
UINT32 :2 ; ///<
UINT32 :2 ; ///<
UINT32 Reserved_14_14:1 ; ///<
UINT32 Reserved_15_15:1 ; ///<
UINT32 Reserved_16_16:1 ; ///<
UINT32 AddrCmdTriEn:1 ; ///<
UINT32 Reserved_18_18:1 ; ///<
UINT32 Reserved_19_19:1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :10; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x078_STRUCT;
// **** D18F2x084 Register Definition ****
// Address
#define D18F2x084_ADDRESS 0x84
// Type
#define D18F2x084_TYPE TYPE_D18F2
// Field Data
#define D18F2x084_BurstCtrl_OFFSET 0
#define D18F2x084_BurstCtrl_WIDTH 2
#define D18F2x084_BurstCtrl_MASK 0x3
#define D18F2x084_Reserved_3_2_OFFSET 2
#define D18F2x084_Reserved_3_2_WIDTH 2
#define D18F2x084_Reserved_3_2_MASK 0xc
#define D18F2x084_Reserved_19_7_OFFSET 7
#define D18F2x084_Reserved_19_7_WIDTH 13
#define D18F2x084_Reserved_19_7_MASK 0xfff80
#define D18F2x084_PchgPDModeSel_OFFSET 23
#define D18F2x084_PchgPDModeSel_WIDTH 1
#define D18F2x084_PchgPDModeSel_MASK 0x800000
#define D18F2x084_Reserved_31_24_OFFSET 24
#define D18F2x084_Reserved_31_24_WIDTH 8
#define D18F2x084_Reserved_31_24_MASK 0xff000000
/// D18F2x084
typedef union {
struct { ///<
UINT32 BurstCtrl:2 ; ///<
UINT32 Reserved_3_2:2 ; ///<
UINT32 :3 ; ///<
UINT32 Reserved_19_7:13; ///<
UINT32 :3 ; ///<
UINT32 PchgPDModeSel:1 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x084_STRUCT;
// **** D18F2x088 Register Definition ****
// Address
#define D18F2x088_ADDRESS 0x88
// Type
#define D18F2x088_TYPE TYPE_D18F2
// Field Data
#define D18F2x088_Reserved_23_4_OFFSET 4
#define D18F2x088_Reserved_23_4_WIDTH 20
#define D18F2x088_Reserved_23_4_MASK 0xfffff0
/// D18F2x088
typedef union {
struct { ///<
UINT32 :4 ; ///<
UINT32 Reserved_23_4:20; ///<
UINT32 :8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x088_STRUCT;
// **** D18F2x098 Register Definition ****
// Address
#define D18F2x098_ADDRESS 0x98
// Type
#define D18F2x098_TYPE TYPE_D18F2
// Field Data
#define D18F2x098_DctOffset_OFFSET 0
#define D18F2x098_DctOffset_WIDTH 30
#define D18F2x098_DctOffset_MASK 0x3fffffff
#define D18F2x098_DctAccessWrite_OFFSET 30
#define D18F2x098_DctAccessWrite_WIDTH 1
#define D18F2x098_DctAccessWrite_MASK 0x40000000
#define D18F2x098_Reserved_31_31_OFFSET 31
#define D18F2x098_Reserved_31_31_WIDTH 1
#define D18F2x098_Reserved_31_31_MASK 0x80000000
/// D18F2x098
typedef union {
struct { ///<
UINT32 DctOffset:30; ///<
UINT32 DctAccessWrite:1 ; ///<
UINT32 Reserved_31_31:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x098_STRUCT;
// **** D18F2x09C Register Definition ****
// Address
#define D18F2x09C_ADDRESS 0x9c
// Type
#define D18F2x09C_TYPE TYPE_D18F2
// Field Data
#define D18F2x09C_DctDataPort_OFFSET 0
#define D18F2x09C_DctDataPort_WIDTH 32
#define D18F2x09C_DctDataPort_MASK 0xffffffff
/// D18F2x09C
typedef union {
struct { ///<
UINT32 DctDataPort:32; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_STRUCT;
// **** D18F2xA4 Register Definition ****
// Address
#define D18F2xA4_ADDRESS 0xa4
// Type
#define D18F2xA4_TYPE TYPE_D18F2
// Field Data
#define D18F2xA4_DoubleTrefRateEn_OFFSET 0
#define D18F2xA4_DoubleTrefRateEn_WIDTH 1
// **** D18F2xAC Register Definition ****
// Address
#define D18F2xAC_ADDRESS 0xac
// Type
#define D18F2xAC_TYPE TYPE_D18F2
// Field Data
#define D18F2xAC_Reserved_31_1_OFFSET 1
#define D18F2xAC_Reserved_31_1_WIDTH 31
#define D18F2xAC_Reserved_31_1_MASK 0xfffffffe
/// D18F2xAC
typedef union {
struct { ///<
UINT32 MemTempHot:1 ; ///<
UINT32 Reserved_31_1:31; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2xAC_STRUCT;
// **** D18F2x114 Register Definition ****
// Address
#define D18F2x114_ADDRESS 0x114
// Type
#define D18F2x114_TYPE TYPE_D18F2
// Field Data
#define D18F2x114_Reserved_8_0_OFFSET 0
#define D18F2x114_Reserved_8_0_WIDTH 9
#define D18F2x114_Reserved_8_0_MASK 0x1ff
#define D18F2x114_DctSelIntLvAddr_2__OFFSET 9
#define D18F2x114_DctSelIntLvAddr_2__WIDTH 1
#define D18F2x114_DctSelIntLvAddr_2__MASK 0x200
/// D18F2x114
typedef union {
struct { ///<
UINT32 Reserved_8_0:9 ; ///<
UINT32 DctSelIntLvAddr_2_:1 ; ///<
UINT32 :14; ///<
UINT32 :8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x114_STRUCT;
// **** D18F3x00 Register Definition ****
// Address
#define D18F3x00_ADDRESS 0x0
// Type
#define D18F3x00_TYPE TYPE_D18F3
// Field Data
#define D18F3x00_VendorID_OFFSET 0
#define D18F3x00_VendorID_WIDTH 16
#define D18F3x00_VendorID_MASK 0xffff
#define D18F3x00_DeviceID_OFFSET 16
#define D18F3x00_DeviceID_WIDTH 16
#define D18F3x00_DeviceID_MASK 0xffff0000
/// D18F3x00
typedef union {
struct { ///<
UINT32 VendorID:16; ///<
UINT32 DeviceID:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3x00_STRUCT;
// **** D18F3x04 Register Definition ****
// Address
#define D18F3x04_ADDRESS 0x4
// Type
#define D18F3x04_TYPE TYPE_D18F3
// Field Data
#define D18F3x04_Command_OFFSET 0
#define D18F3x04_Command_WIDTH 16
#define D18F3x04_Command_MASK 0xffff
#define D18F3x04_Status_OFFSET 16
#define D18F3x04_Status_WIDTH 16
#define D18F3x04_Status_MASK 0xffff0000
/// D18F3x04
typedef union {
struct { ///<
UINT32 Command:16; ///<
UINT32 Status:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3x04_STRUCT;
// **** D18F3x08 Register Definition ****
// Address
#define D18F3x08_ADDRESS 0x8
// Type
#define D18F3x08_TYPE TYPE_D18F3
// Field Data
#define D18F3x08_RevID_OFFSET 0
#define D18F3x08_RevID_WIDTH 8
#define D18F3x08_RevID_MASK 0xff
#define D18F3x08_ClassCode_OFFSET 8
#define D18F3x08_ClassCode_WIDTH 24
#define D18F3x08_ClassCode_MASK 0xffffff00
/// D18F3x08
typedef union {
struct { ///<
UINT32 RevID:8 ; ///<
UINT32 ClassCode:24; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3x08_STRUCT;
// **** D18F3x0C Register Definition ****
// Address
#define D18F3x0C_ADDRESS 0xc
// Type
#define D18F3x0C_TYPE TYPE_D18F3
// Field Data
#define D18F3x0C_HeaderTypeReg_OFFSET 0
#define D18F3x0C_HeaderTypeReg_WIDTH 32
#define D18F3x0C_HeaderTypeReg_MASK 0xffffffff
/// D18F3x0C
typedef union {
struct { ///<
UINT32 HeaderTypeReg:32; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3x0C_STRUCT;
// **** D18F3x34 Register Definition ****
// Address
#define D18F3x34_ADDRESS 0x34
// Type
#define D18F3x34_TYPE TYPE_D18F3
// Field Data
#define D18F3x34_CapPtr_OFFSET 0
#define D18F3x34_CapPtr_WIDTH 8
#define D18F3x34_CapPtr_MASK 0xff
#define D18F3x34_Reserved_31_8_OFFSET 8
#define D18F3x34_Reserved_31_8_WIDTH 24
#define D18F3x34_Reserved_31_8_MASK 0xffffff00
/// D18F3x34
typedef union {
struct { ///<
UINT32 CapPtr:8 ; ///<
UINT32 Reserved_31_8:24; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3x34_STRUCT;
// **** D18F3x48 Register Definition ****
// Address
#define D18F3x48_ADDRESS 0x48
// Type
#define D18F3x48_TYPE TYPE_D18F3
// Field Data
#define D18F3x48_ErrorCode_OFFSET 0
#define D18F3x48_ErrorCode_WIDTH 16
#define D18F3x48_ErrorCode_MASK 0xffff
#define D18F3x48_ErrorCodeExt_OFFSET 16
#define D18F3x48_ErrorCodeExt_WIDTH 5
#define D18F3x48_ErrorCodeExt_MASK 0x1f0000
#define D18F3x48_Reserved_31_21_OFFSET 21
#define D18F3x48_Reserved_31_21_WIDTH 11
#define D18F3x48_Reserved_31_21_MASK 0xffe00000
/// D18F3x48
typedef union {
struct { ///<
UINT32 ErrorCode:16; ///<
UINT32 ErrorCodeExt:5 ; ///<
UINT32 Reserved_31_21:11; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3x48_STRUCT;
// **** D18F3x64 Register Definition ****
// Address
#define D18F3x64_ADDRESS 0x64
// Type
#define D18F3x64_TYPE TYPE_D18F3
// Field Data
#define D18F3x64_HtcEn_OFFSET 0
#define D18F3x64_HtcEn_WIDTH 1
#define D18F3x64_HtcEn_MASK 0x1
#define D18F3x64_Reserved_3_1_OFFSET 1
#define D18F3x64_Reserved_3_1_WIDTH 3
#define D18F3x64_Reserved_3_1_MASK 0xe
#define D18F3x64_HtcAct_OFFSET 4
#define D18F3x64_HtcAct_WIDTH 1
#define D18F3x64_HtcAct_MASK 0x10
#define D18F3x64_HtcActSts_OFFSET 5
#define D18F3x64_HtcActSts_WIDTH 1
#define D18F3x64_HtcActSts_MASK 0x20
#define D18F3x64_PslApicHiEn_OFFSET 6
#define D18F3x64_PslApicHiEn_WIDTH 1
#define D18F3x64_PslApicHiEn_MASK 0x40
#define D18F3x64_PslApicLoEn_OFFSET 7
#define D18F3x64_PslApicLoEn_WIDTH 1
#define D18F3x64_PslApicLoEn_MASK 0x80
#define D18F3x64_Reserved_15_8_OFFSET 8
#define D18F3x64_Reserved_15_8_WIDTH 8
#define D18F3x64_Reserved_15_8_MASK 0xff00
#define D18F3x64_HtcTmpLmt_OFFSET 16
#define D18F3x64_HtcTmpLmt_WIDTH 7
#define D18F3x64_HtcTmpLmt_MASK 0x7f0000
#define D18F3x64_HtcSlewSel_OFFSET 23
#define D18F3x64_HtcSlewSel_WIDTH 1
#define D18F3x64_HtcSlewSel_MASK 0x800000
#define D18F3x64_HtcHystLmt_OFFSET 24
#define D18F3x64_HtcHystLmt_WIDTH 4
#define D18F3x64_HtcHystLmt_MASK 0xf000000
#define D18F3x64_HtcPstateLimit_OFFSET 28
#define D18F3x64_HtcPstateLimit_WIDTH 3
#define D18F3x64_HtcPstateLimit_MASK 0x70000000
/// D18F3x64
typedef union {
struct { ///<
UINT32 HtcEn:1 ; ///<
UINT32 Reserved_3_1:3 ; ///<
UINT32 HtcAct:1 ; ///<
UINT32 HtcActSts:1 ; ///<
UINT32 PslApicHiEn:1 ; ///<
UINT32 PslApicLoEn:1 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 HtcTmpLmt:7 ; ///<
UINT32 HtcSlewSel:1 ; ///<
UINT32 HtcHystLmt:4 ; ///<
UINT32 HtcPstateLimit:3 ; ///<
UINT32 :1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3x64_STRUCT;
// **** D18F3x88 Register Definition ****
// Address
#define D18F3x88_ADDRESS 0x88
// Type
#define D18F3x88_TYPE TYPE_D18F3
// Field Data
#define D18F3x88_Reserved_31_0_OFFSET 0
#define D18F3x88_Reserved_31_0_WIDTH 32
#define D18F3x88_Reserved_31_0_MASK 0xffffffff
/// D18F3x88
typedef union {
struct { ///<
UINT32 Reserved_31_0:32; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3x88_STRUCT;
// **** D18F3xE4 Register Definition ****
// Address
#define D18F3xE4_ADDRESS 0xe4
// Type
#define D18F3xE4_TYPE TYPE_D18F3
// Field Data
#define D18F3xE4_Reserved_0_0_OFFSET 0
#define D18F3xE4_Reserved_0_0_WIDTH 1
#define D18F3xE4_Reserved_0_0_MASK 0x1
#define D18F3xE4_Thermtp_OFFSET 1
#define D18F3xE4_Thermtp_WIDTH 1
#define D18F3xE4_Thermtp_MASK 0x2
#define D18F3xE4_Reserved_2_2_OFFSET 2
#define D18F3xE4_Reserved_2_2_WIDTH 1
#define D18F3xE4_Reserved_2_2_MASK 0x4
#define D18F3xE4_ThermtpSense_OFFSET 3
#define D18F3xE4_ThermtpSense_WIDTH 1
#define D18F3xE4_ThermtpSense_MASK 0x8
#define D18F3xE4_Reserved_4_4_OFFSET 4
#define D18F3xE4_Reserved_4_4_WIDTH 1
#define D18F3xE4_Reserved_4_4_MASK 0x10
#define D18F3xE4_ThermtpEn_OFFSET 5
#define D18F3xE4_ThermtpEn_WIDTH 1
#define D18F3xE4_ThermtpEn_MASK 0x20
#define D18F3xE4_Reserved_7_6_OFFSET 6
#define D18F3xE4_Reserved_7_6_WIDTH 2
#define D18F3xE4_Reserved_7_6_MASK 0xc0
#define D18F3xE4_Reserved_30_8_OFFSET 8
#define D18F3xE4_Reserved_30_8_WIDTH 23
#define D18F3xE4_Reserved_30_8_MASK 0x7fffff00
#define D18F3xE4_SwThermtp_OFFSET 31
#define D18F3xE4_SwThermtp_WIDTH 1
#define D18F3xE4_SwThermtp_MASK 0x80000000
/// D18F3xE4
typedef union {
struct { ///<
UINT32 Reserved_0_0:1 ; ///<
UINT32 Thermtp:1 ; ///<
UINT32 Reserved_2_2:1 ; ///<
UINT32 ThermtpSense:1 ; ///<
UINT32 Reserved_4_4:1 ; ///<
UINT32 ThermtpEn:1 ; ///<
UINT32 Reserved_7_6:2 ; ///<
UINT32 Reserved_30_8:23; ///<
UINT32 SwThermtp:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3xE4_STRUCT;
// **** D18F3xF0 Register Definition ****
// Address
#define D18F3xF0_ADDRESS 0xf0
// Type
#define D18F3xF0_TYPE TYPE_D18F3
// Field Data
#define D18F3xF0_Reserved_31_0_OFFSET 0
#define D18F3xF0_Reserved_31_0_WIDTH 32
#define D18F3xF0_Reserved_31_0_MASK 0xffffffff
/// D18F3xF0
typedef union {
struct { ///<
UINT32 Reserved_31_0:32; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3xF0_STRUCT;
// **** D18F3xF4 Register Definition ****
// Address
#define D18F3xF4_ADDRESS 0xf4
// Type
#define D18F3xF4_TYPE TYPE_D18F3
// Field Data
#define D18F3xF4_Reserved_31_0_OFFSET 0
#define D18F3xF4_Reserved_31_0_WIDTH 32
#define D18F3xF4_Reserved_31_0_MASK 0xffffffff
/// D18F3xF4
typedef union {
struct { ///<
UINT32 Reserved_31_0:32; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3xF4_STRUCT;
// **** D18F3xF8 Register Definition ****
// Address
#define D18F3xF8_ADDRESS 0xf8
// Type
#define D18F3xF8_TYPE TYPE_D18F3
// Field Data
#define D18F3xF8_Reserved_31_0_OFFSET 0
#define D18F3xF8_Reserved_31_0_WIDTH 32
#define D18F3xF8_Reserved_31_0_MASK 0xffffffff
/// D18F3xF8
typedef union {
struct { ///<
UINT32 Reserved_31_0:32; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3xF8_STRUCT;
// **** D18F3xFC Register Definition ****
// Address
#define D18F3xFC_ADDRESS 0xfc
// Type
#define D18F3xFC_TYPE TYPE_D18F3
// Field Data
#define D18F3xFC_Stepping_OFFSET 0
#define D18F3xFC_Stepping_WIDTH 4
#define D18F3xFC_Stepping_MASK 0xf
#define D18F3xFC_BaseModel_OFFSET 4
#define D18F3xFC_BaseModel_WIDTH 4
#define D18F3xFC_BaseModel_MASK 0xf0
#define D18F3xFC_BaseFamily_OFFSET 8
#define D18F3xFC_BaseFamily_WIDTH 4
#define D18F3xFC_BaseFamily_MASK 0xf00
#define D18F3xFC_Reserved_15_12_OFFSET 12
#define D18F3xFC_Reserved_15_12_WIDTH 4
#define D18F3xFC_Reserved_15_12_MASK 0xf000
#define D18F3xFC_ExtModel_OFFSET 16
#define D18F3xFC_ExtModel_WIDTH 4
#define D18F3xFC_ExtModel_MASK 0xf0000
#define D18F3xFC_ExtFamily_OFFSET 20
#define D18F3xFC_ExtFamily_WIDTH 8
#define D18F3xFC_ExtFamily_MASK 0xff00000
#define D18F3xFC_Reserved_31_28_OFFSET 28
#define D18F3xFC_Reserved_31_28_WIDTH 4
#define D18F3xFC_Reserved_31_28_MASK 0xf0000000
/// D18F3xFC
typedef union {
struct { ///<
UINT32 Stepping:4 ; ///<
UINT32 BaseModel:4 ; ///<
UINT32 BaseFamily:4 ; ///<
UINT32 Reserved_15_12:4 ; ///<
UINT32 ExtModel:4 ; ///<
UINT32 ExtFamily:8 ; ///<
UINT32 Reserved_31_28:4 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3xFC_STRUCT;
// **** D18F3x1CC Register Definition ****
// Address
#define D18F3x1CC_ADDRESS 0x1cc
// Type
#define D18F3x1CC_TYPE TYPE_D18F3
// Field Data
#define D18F3x1CC_LvtOffset_OFFSET 0
#define D18F3x1CC_LvtOffset_WIDTH 4
#define D18F3x1CC_LvtOffset_MASK 0xf
#define D18F3x1CC_Reserved_7_4_OFFSET 4
#define D18F3x1CC_Reserved_7_4_WIDTH 4
#define D18F3x1CC_Reserved_7_4_MASK 0xf0
#define D18F3x1CC_LvtOffsetVal_OFFSET 8
#define D18F3x1CC_LvtOffsetVal_WIDTH 1
#define D18F3x1CC_LvtOffsetVal_MASK 0x100
#define D18F3x1CC_Reserved_31_9_OFFSET 9
#define D18F3x1CC_Reserved_31_9_WIDTH 23
#define D18F3x1CC_Reserved_31_9_MASK 0xfffffe00
/// D18F3x1CC
typedef union {
struct { ///<
UINT32 LvtOffset:4 ; ///<
UINT32 Reserved_7_4:4 ; ///<
UINT32 LvtOffsetVal:1 ; ///<
UINT32 Reserved_31_9:23; ///<
} Field; ///<
UINT32 Value; ///<
} D18F3x1CC_STRUCT;
// **** DxF0x00 Register Definition ****
// Address
#define DxF0x00_ADDRESS 0x0
// Type
#define DxF0x00_TYPE TYPE_D4F0
// Field Data
#define DxF0x00_VendorID_OFFSET 0
#define DxF0x00_VendorID_WIDTH 16
#define DxF0x00_VendorID_MASK 0xffff
#define DxF0x00_DeviceID_OFFSET 16
#define DxF0x00_DeviceID_WIDTH 16
#define DxF0x00_DeviceID_MASK 0xffff0000
/// DxF0x00
typedef union {
struct { ///<
UINT32 VendorID:16; ///<
UINT32 DeviceID:16; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x00_STRUCT;
// **** DxF0x08 Register Definition ****
// Address
#define DxF0x08_ADDRESS 0x8
// Type
#define DxF0x08_TYPE TYPE_D4F0
// Field Data
#define DxF0x08_RevID_OFFSET 0
#define DxF0x08_RevID_WIDTH 8
#define DxF0x08_RevID_MASK 0xff
#define DxF0x08_ClassCode_OFFSET 8
#define DxF0x08_ClassCode_WIDTH 24
#define DxF0x08_ClassCode_MASK 0xffffff00
/// DxF0x08
typedef union {
struct { ///<
UINT32 RevID:8 ; ///<
UINT32 ClassCode:24; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x08_STRUCT;
// **** DxF0x0C Register Definition ****
// Address
#define DxF0x0C_ADDRESS 0xc
// Type
#define DxF0x0C_TYPE TYPE_D4F0
// Field Data
#define DxF0x0C_CacheLineSize_OFFSET 0
#define DxF0x0C_CacheLineSize_WIDTH 8
#define DxF0x0C_CacheLineSize_MASK 0xff
#define DxF0x0C_LatencyTimer_OFFSET 8
#define DxF0x0C_LatencyTimer_WIDTH 8
#define DxF0x0C_LatencyTimer_MASK 0xff00
#define DxF0x0C_HeaderTypeReg_OFFSET 16
#define DxF0x0C_HeaderTypeReg_WIDTH 8
#define DxF0x0C_HeaderTypeReg_MASK 0xff0000
#define DxF0x0C_BIST_OFFSET 24
#define DxF0x0C_BIST_WIDTH 8
#define DxF0x0C_BIST_MASK 0xff000000
/// DxF0x0C
typedef union {
struct { ///<
UINT32 CacheLineSize:8 ; ///<
UINT32 LatencyTimer:8 ; ///<
UINT32 HeaderTypeReg:8 ; ///<
UINT32 BIST:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x0C_STRUCT;
// **** DxF0x18 Register Definition ****
// Address
#define DxF0x18_ADDRESS 0x18
// Type
#define DxF0x18_TYPE TYPE_D4F0
// Field Data
#define DxF0x18_PrimaryBus_OFFSET 0
#define DxF0x18_PrimaryBus_WIDTH 8
#define DxF0x18_PrimaryBus_MASK 0xff
#define DxF0x18_SecondaryBus_OFFSET 8
#define DxF0x18_SecondaryBus_WIDTH 8
#define DxF0x18_SecondaryBus_MASK 0xff00
#define DxF0x18_SubBusNumber_OFFSET 16
#define DxF0x18_SubBusNumber_WIDTH 8
#define DxF0x18_SubBusNumber_MASK 0xff0000
#define DxF0x18_SecondaryLatencyTimer_OFFSET 24
#define DxF0x18_SecondaryLatencyTimer_WIDTH 8
#define DxF0x18_SecondaryLatencyTimer_MASK 0xff000000
/// DxF0x18
typedef union {
struct { ///<
UINT32 PrimaryBus:8 ; ///<
UINT32 SecondaryBus:8 ; ///<
UINT32 SubBusNumber:8 ; ///<
UINT32 SecondaryLatencyTimer:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x18_STRUCT;
// **** DxF0x20 Register Definition ****
// Address
#define DxF0x20_ADDRESS 0x20
// Type
#define DxF0x20_TYPE TYPE_D4F0
// Field Data
#define DxF0x20_Reserved_3_0_OFFSET 0
#define DxF0x20_Reserved_3_0_WIDTH 4
#define DxF0x20_Reserved_3_0_MASK 0xf
#define DxF0x20_MemBase_OFFSET 4
#define DxF0x20_MemBase_WIDTH 12
#define DxF0x20_MemBase_MASK 0xfff0
#define DxF0x20_Reserved_19_16_OFFSET 16
#define DxF0x20_Reserved_19_16_WIDTH 4
#define DxF0x20_Reserved_19_16_MASK 0xf0000
#define DxF0x20_MemLimit_OFFSET 20
#define DxF0x20_MemLimit_WIDTH 12
#define DxF0x20_MemLimit_MASK 0xfff00000
/// DxF0x20
typedef union {
struct { ///<
UINT32 Reserved_3_0:4 ; ///<
UINT32 MemBase:12; ///<
UINT32 Reserved_19_16:4 ; ///<
UINT32 MemLimit:12; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x20_STRUCT;
// **** DxF0x24 Register Definition ****
// Address
#define DxF0x24_ADDRESS 0x24
// Type
#define DxF0x24_TYPE TYPE_D4F0
// Field Data
#define DxF0x24_PrefMemBaseR_OFFSET 0
#define DxF0x24_PrefMemBaseR_WIDTH 4
#define DxF0x24_PrefMemBaseR_MASK 0xf
#define DxF0x24_PrefMemBase_31_20__OFFSET 4
#define DxF0x24_PrefMemBase_31_20__WIDTH 12
#define DxF0x24_PrefMemBase_31_20__MASK 0xfff0
#define DxF0x24_PrefMemLimitR_OFFSET 16
#define DxF0x24_PrefMemLimitR_WIDTH 4
#define DxF0x24_PrefMemLimitR_MASK 0xf0000
#define DxF0x24_PrefMemLimit_OFFSET 20
#define DxF0x24_PrefMemLimit_WIDTH 12
#define DxF0x24_PrefMemLimit_MASK 0xfff00000
/// DxF0x24
typedef union {
struct { ///<
UINT32 PrefMemBaseR:4 ; ///<
UINT32 PrefMemBase_31_20_:12; ///<
UINT32 PrefMemLimitR:4 ; ///<
UINT32 PrefMemLimit:12; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x24_STRUCT;
// **** DxF0x28 Register Definition ****
// Address
#define DxF0x28_ADDRESS 0x28
// Type
#define DxF0x28_TYPE TYPE_D4F0
// Field Data
#define DxF0x28_PrefMemBase_63_32__OFFSET 0
#define DxF0x28_PrefMemBase_63_32__WIDTH 32
#define DxF0x28_PrefMemBase_63_32__MASK 0xffffffff
/// DxF0x28
typedef union {
struct { ///<
UINT32 PrefMemBase_63_32_:32; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x28_STRUCT;
// **** DxF0x2C Register Definition ****
// Address
#define DxF0x2C_ADDRESS 0x2c
// Type
#define DxF0x2C_TYPE TYPE_D4F0
// Field Data
#define DxF0x2C_PrefMemLimit_63_32__OFFSET 0
#define DxF0x2C_PrefMemLimit_63_32__WIDTH 32
#define DxF0x2C_PrefMemLimit_63_32__MASK 0xffffffff
/// DxF0x2C
typedef union {
struct { ///<
UINT32 PrefMemLimit_63_32_:32; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x2C_STRUCT;
// **** DxF0x30 Register Definition ****
// Address
#define DxF0x30_ADDRESS 0x30
// Type
#define DxF0x30_TYPE TYPE_D4F0
// Field Data
#define DxF0x30_IOBase_31_16__OFFSET 0
#define DxF0x30_IOBase_31_16__WIDTH 16
#define DxF0x30_IOBase_31_16__MASK 0xffff
#define DxF0x30_IOLimit_31_16__OFFSET 16
#define DxF0x30_IOLimit_31_16__WIDTH 16
#define DxF0x30_IOLimit_31_16__MASK 0xffff0000
/// DxF0x30
typedef union {
struct { ///<
UINT32 IOBase_31_16_:16; ///<
UINT32 IOLimit_31_16_:16; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x30_STRUCT;
// **** DxF0x34 Register Definition ****
// Address
#define DxF0x34_ADDRESS 0x34
// Type
#define DxF0x34_TYPE TYPE_D4F0
// Field Data
#define DxF0x34_CapPtr_OFFSET 0
#define DxF0x34_CapPtr_WIDTH 8
#define DxF0x34_CapPtr_MASK 0xff
#define DxF0x34_Reserved_31_8_OFFSET 8
#define DxF0x34_Reserved_31_8_WIDTH 24
#define DxF0x34_Reserved_31_8_MASK 0xffffff00
/// DxF0x34
typedef union {
struct { ///<
UINT32 CapPtr:8 ; ///<
UINT32 Reserved_31_8:24; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x34_STRUCT;
// **** DxF0x3C Register Definition ****
// Address
#define DxF0x3C_ADDRESS 0x3c
// Type
#define DxF0x3C_TYPE TYPE_D4F0
// Field Data
#define DxF0x3C_IntLine_OFFSET 0
#define DxF0x3C_IntLine_WIDTH 8
#define DxF0x3C_IntLine_MASK 0xff
#define DxF0x3C_IntPin_OFFSET 8
#define DxF0x3C_IntPin_WIDTH 3
#define DxF0x3C_IntPin_MASK 0x700
#define DxF0x3C_IntPinR_OFFSET 11
#define DxF0x3C_IntPinR_WIDTH 5
#define DxF0x3C_IntPinR_MASK 0xf800
#define DxF0x3C_ParityResponseEn_OFFSET 16
#define DxF0x3C_ParityResponseEn_WIDTH 1
#define DxF0x3C_ParityResponseEn_MASK 0x10000
#define DxF0x3C_SerrEn_OFFSET 17
#define DxF0x3C_SerrEn_WIDTH 1
#define DxF0x3C_SerrEn_MASK 0x20000
#define DxF0x3C_IsaEn_OFFSET 18
#define DxF0x3C_IsaEn_WIDTH 1
#define DxF0x3C_IsaEn_MASK 0x40000
#define DxF0x3C_VgaEn_OFFSET 19
#define DxF0x3C_VgaEn_WIDTH 1
#define DxF0x3C_VgaEn_MASK 0x80000
#define DxF0x3C_Vga16En_OFFSET 20
#define DxF0x3C_Vga16En_WIDTH 1
#define DxF0x3C_Vga16En_MASK 0x100000
#define DxF0x3C_MasterAbortMode_OFFSET 21
#define DxF0x3C_MasterAbortMode_WIDTH 1
#define DxF0x3C_MasterAbortMode_MASK 0x200000
#define DxF0x3C_SecondaryBusReset_OFFSET 22
#define DxF0x3C_SecondaryBusReset_WIDTH 1
#define DxF0x3C_SecondaryBusReset_MASK 0x400000
#define DxF0x3C_FastB2BCap_OFFSET 23
#define DxF0x3C_FastB2BCap_WIDTH 1
#define DxF0x3C_FastB2BCap_MASK 0x800000
#define DxF0x3C_Reserved_31_24_OFFSET 24
#define DxF0x3C_Reserved_31_24_WIDTH 8
#define DxF0x3C_Reserved_31_24_MASK 0xff000000
/// DxF0x3C
typedef union {
struct { ///<
UINT32 IntLine:8 ; ///<
UINT32 IntPin:3 ; ///<
UINT32 IntPinR:5 ; ///<
UINT32 ParityResponseEn:1 ; ///<
UINT32 SerrEn:1 ; ///<
UINT32 IsaEn:1 ; ///<
UINT32 VgaEn:1 ; ///<
UINT32 Vga16En:1 ; ///<
UINT32 MasterAbortMode:1 ; ///<
UINT32 SecondaryBusReset:1 ; ///<
UINT32 FastB2BCap:1 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x3C_STRUCT;
// **** DxF0x50 Register Definition ****
// Address
#define DxF0x50_ADDRESS 0x50
// Type
#define DxF0x50_TYPE TYPE_D4F0
// Field Data
#define DxF0x50_CapID_OFFSET 0
#define DxF0x50_CapID_WIDTH 8
#define DxF0x50_CapID_MASK 0xff
#define DxF0x50_NextPtr_OFFSET 8
#define DxF0x50_NextPtr_WIDTH 8
#define DxF0x50_NextPtr_MASK 0xff00
#define DxF0x50_Version_OFFSET 16
#define DxF0x50_Version_WIDTH 3
#define DxF0x50_Version_MASK 0x70000
#define DxF0x50_PmeClock_OFFSET 19
#define DxF0x50_PmeClock_WIDTH 1
#define DxF0x50_PmeClock_MASK 0x80000
#define DxF0x50_Reserved_20_20_OFFSET 20
#define DxF0x50_Reserved_20_20_WIDTH 1
#define DxF0x50_Reserved_20_20_MASK 0x100000
#define DxF0x50_DevSpecificInit_OFFSET 21
#define DxF0x50_DevSpecificInit_WIDTH 1
#define DxF0x50_DevSpecificInit_MASK 0x200000
#define DxF0x50_AuxCurrent_OFFSET 22
#define DxF0x50_AuxCurrent_WIDTH 3
#define DxF0x50_AuxCurrent_MASK 0x1c00000
#define DxF0x50_D1Support_OFFSET 25
#define DxF0x50_D1Support_WIDTH 1
#define DxF0x50_D1Support_MASK 0x2000000
#define DxF0x50_D2Support_OFFSET 26
#define DxF0x50_D2Support_WIDTH 1
#define DxF0x50_D2Support_MASK 0x4000000
#define DxF0x50_PmeSupport_OFFSET 27
#define DxF0x50_PmeSupport_WIDTH 5
#define DxF0x50_PmeSupport_MASK 0xf8000000
/// DxF0x50
typedef union {
struct { ///<
UINT32 CapID:8 ; ///<
UINT32 NextPtr:8 ; ///<
UINT32 Version:3 ; ///<
UINT32 PmeClock:1 ; ///<
UINT32 Reserved_20_20:1 ; ///<
UINT32 DevSpecificInit:1 ; ///<
UINT32 AuxCurrent:3 ; ///<
UINT32 D1Support:1 ; ///<
UINT32 D2Support:1 ; ///<
UINT32 PmeSupport:5 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x50_STRUCT;
// **** DxF0x54 Register Definition ****
// Address
#define DxF0x54_ADDRESS 0x54
// Type
#define DxF0x54_TYPE TYPE_D4F0
// Field Data
#define DxF0x54_PowerState_OFFSET 0
#define DxF0x54_PowerState_WIDTH 2
#define DxF0x54_PowerState_MASK 0x3
#define DxF0x54_Reserved_2_2_OFFSET 2
#define DxF0x54_Reserved_2_2_WIDTH 1
#define DxF0x54_Reserved_2_2_MASK 0x4
#define DxF0x54_NoSoftReset_OFFSET 3
#define DxF0x54_NoSoftReset_WIDTH 1
#define DxF0x54_NoSoftReset_MASK 0x8
#define DxF0x54_Reserved_7_4_OFFSET 4
#define DxF0x54_Reserved_7_4_WIDTH 4
#define DxF0x54_Reserved_7_4_MASK 0xf0
#define DxF0x54_PmeEn_OFFSET 8
#define DxF0x54_PmeEn_WIDTH 1
#define DxF0x54_PmeEn_MASK 0x100
#define DxF0x54_DataSelect_OFFSET 9
#define DxF0x54_DataSelect_WIDTH 4
#define DxF0x54_DataSelect_MASK 0x1e00
#define DxF0x54_DataScale_OFFSET 13
#define DxF0x54_DataScale_WIDTH 2
#define DxF0x54_DataScale_MASK 0x6000
#define DxF0x54_PmeStatus_OFFSET 15
#define DxF0x54_PmeStatus_WIDTH 1
#define DxF0x54_PmeStatus_MASK 0x8000
#define DxF0x54_Reserved_21_16_OFFSET 16
#define DxF0x54_Reserved_21_16_WIDTH 6
#define DxF0x54_Reserved_21_16_MASK 0x3f0000
#define DxF0x54_B2B3Support_OFFSET 22
#define DxF0x54_B2B3Support_WIDTH 1
#define DxF0x54_B2B3Support_MASK 0x400000
#define DxF0x54_BusPwrEn_OFFSET 23
#define DxF0x54_BusPwrEn_WIDTH 1
#define DxF0x54_BusPwrEn_MASK 0x800000
#define DxF0x54_PmeData_OFFSET 24
#define DxF0x54_PmeData_WIDTH 8
#define DxF0x54_PmeData_MASK 0xff000000
/// DxF0x54
typedef union {
struct { ///<
UINT32 PowerState:2 ; ///<
UINT32 Reserved_2_2:1 ; ///<
UINT32 NoSoftReset:1 ; ///<
UINT32 Reserved_7_4:4 ; ///<
UINT32 PmeEn:1 ; ///<
UINT32 DataSelect:4 ; ///<
UINT32 DataScale:2 ; ///<
UINT32 PmeStatus:1 ; ///<
UINT32 Reserved_21_16:6 ; ///<
UINT32 B2B3Support:1 ; ///<
UINT32 BusPwrEn:1 ; ///<
UINT32 PmeData:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x54_STRUCT;
// **** DxF0x58 Register Definition ****
// Address
#define DxF0x58_ADDRESS 0x58
// Type
#define DxF0x58_TYPE TYPE_D4F0
// Field Data
#define DxF0x58_CapID_OFFSET 0
#define DxF0x58_CapID_WIDTH 8
#define DxF0x58_CapID_MASK 0xff
#define DxF0x58_NextPtr_OFFSET 8
#define DxF0x58_NextPtr_WIDTH 8
#define DxF0x58_NextPtr_MASK 0xff00
#define DxF0x58_Version_OFFSET 16
#define DxF0x58_Version_WIDTH 4
#define DxF0x58_Version_MASK 0xf0000
#define DxF0x58_DeviceType_OFFSET 20
#define DxF0x58_DeviceType_WIDTH 4
#define DxF0x58_DeviceType_MASK 0xf00000
#define DxF0x58_SlotImplemented_OFFSET 24
#define DxF0x58_SlotImplemented_WIDTH 1
#define DxF0x58_SlotImplemented_MASK 0x1000000
#define DxF0x58_IntMessageNum_OFFSET 25
#define DxF0x58_IntMessageNum_WIDTH 5
#define DxF0x58_IntMessageNum_MASK 0x3e000000
#define DxF0x58_Reserved_31_30_OFFSET 30
#define DxF0x58_Reserved_31_30_WIDTH 2
#define DxF0x58_Reserved_31_30_MASK 0xc0000000
/// DxF0x58
typedef union {
struct { ///<
UINT32 CapID:8 ; ///<
UINT32 NextPtr:8 ; ///<
UINT32 Version:4 ; ///<
UINT32 DeviceType:4 ; ///<
UINT32 SlotImplemented:1 ; ///<
UINT32 IntMessageNum:5 ; ///<
UINT32 Reserved_31_30:2 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x58_STRUCT;
// **** DxF0x5C Register Definition ****
// Address
#define DxF0x5C_ADDRESS 0x5c
// Type
#define DxF0x5C_TYPE TYPE_D4F0
// Field Data
#define DxF0x5C_MaxPayloadSupport_OFFSET 0
#define DxF0x5C_MaxPayloadSupport_WIDTH 3
#define DxF0x5C_MaxPayloadSupport_MASK 0x7
#define DxF0x5C_PhantomFunc_OFFSET 3
#define DxF0x5C_PhantomFunc_WIDTH 2
#define DxF0x5C_PhantomFunc_MASK 0x18
#define DxF0x5C_ExtendedTag_OFFSET 5
#define DxF0x5C_ExtendedTag_WIDTH 1
#define DxF0x5C_ExtendedTag_MASK 0x20
#define DxF0x5C_L0SAcceptableLatency_OFFSET 6
#define DxF0x5C_L0SAcceptableLatency_WIDTH 3
#define DxF0x5C_L0SAcceptableLatency_MASK 0x1c0
#define DxF0x5C_L1AcceptableLatency_OFFSET 9
#define DxF0x5C_L1AcceptableLatency_WIDTH 3
#define DxF0x5C_L1AcceptableLatency_MASK 0xe00
#define DxF0x5C_Reserved_14_12_OFFSET 12
#define DxF0x5C_Reserved_14_12_WIDTH 3
#define DxF0x5C_Reserved_14_12_MASK 0x7000
#define DxF0x5C_RoleBasedErrReporting_OFFSET 15
#define DxF0x5C_RoleBasedErrReporting_WIDTH 1
#define DxF0x5C_RoleBasedErrReporting_MASK 0x8000
#define DxF0x5C_Reserved_17_16_OFFSET 16
#define DxF0x5C_Reserved_17_16_WIDTH 2
#define DxF0x5C_Reserved_17_16_MASK 0x30000
#define DxF0x5C_CapturedSlotPowerLimit_OFFSET 18
#define DxF0x5C_CapturedSlotPowerLimit_WIDTH 8
#define DxF0x5C_CapturedSlotPowerLimit_MASK 0x3fc0000
#define DxF0x5C_CapturedSlotPowerScale_OFFSET 26
#define DxF0x5C_CapturedSlotPowerScale_WIDTH 2
#define DxF0x5C_CapturedSlotPowerScale_MASK 0xc000000
#define DxF0x5C_FlrCapable_OFFSET 28
#define DxF0x5C_FlrCapable_WIDTH 1
#define DxF0x5C_FlrCapable_MASK 0x10000000
#define DxF0x5C_Reserved_31_29_OFFSET 29
#define DxF0x5C_Reserved_31_29_WIDTH 3
#define DxF0x5C_Reserved_31_29_MASK 0xe0000000
/// DxF0x5C
typedef union {
struct { ///<
UINT32 MaxPayloadSupport:3 ; ///<
UINT32 PhantomFunc:2 ; ///<
UINT32 ExtendedTag:1 ; ///<
UINT32 L0SAcceptableLatency:3 ; ///<
UINT32 L1AcceptableLatency:3 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 RoleBasedErrReporting:1 ; ///<
UINT32 Reserved_17_16:2 ; ///<
UINT32 CapturedSlotPowerLimit:8 ; ///<
UINT32 CapturedSlotPowerScale:2 ; ///<
UINT32 FlrCapable:1 ; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x5C_STRUCT;
// **** DxF0x60 Register Definition ****
// Address
#define DxF0x60_ADDRESS 0x60
// Type
#define DxF0x60_TYPE TYPE_D4F0
// Field Data
#define DxF0x60_CorrErrEn_OFFSET 0
#define DxF0x60_CorrErrEn_WIDTH 1
#define DxF0x60_CorrErrEn_MASK 0x1
#define DxF0x60_NonFatalErrEn_OFFSET 1
#define DxF0x60_NonFatalErrEn_WIDTH 1
#define DxF0x60_NonFatalErrEn_MASK 0x2
#define DxF0x60_FatalErrEn_OFFSET 2
#define DxF0x60_FatalErrEn_WIDTH 1
#define DxF0x60_FatalErrEn_MASK 0x4
#define DxF0x60_UsrReportEn_OFFSET 3
#define DxF0x60_UsrReportEn_WIDTH 1
#define DxF0x60_UsrReportEn_MASK 0x8
#define DxF0x60_RelaxedOrdEn_OFFSET 4
#define DxF0x60_RelaxedOrdEn_WIDTH 1
#define DxF0x60_RelaxedOrdEn_MASK 0x10
#define DxF0x60_MaxPayloadSize_OFFSET 5
#define DxF0x60_MaxPayloadSize_WIDTH 3
#define DxF0x60_MaxPayloadSize_MASK 0xe0
#define DxF0x60_ExtendedTagEn_OFFSET 8
#define DxF0x60_ExtendedTagEn_WIDTH 1
#define DxF0x60_ExtendedTagEn_MASK 0x100
#define DxF0x60_PhantomFuncEn_OFFSET 9
#define DxF0x60_PhantomFuncEn_WIDTH 1
#define DxF0x60_PhantomFuncEn_MASK 0x200
#define DxF0x60_AuxPowerPmEn_OFFSET 10
#define DxF0x60_AuxPowerPmEn_WIDTH 1
#define DxF0x60_AuxPowerPmEn_MASK 0x400
#define DxF0x60_NoSnoopEnable_OFFSET 11
#define DxF0x60_NoSnoopEnable_WIDTH 1
#define DxF0x60_NoSnoopEnable_MASK 0x800
#define DxF0x60_MaxRequestSize_OFFSET 12
#define DxF0x60_MaxRequestSize_WIDTH 3
#define DxF0x60_MaxRequestSize_MASK 0x7000
#define DxF0x60_BridgeCfgRetryEn_OFFSET 15
#define DxF0x60_BridgeCfgRetryEn_WIDTH 1
#define DxF0x60_BridgeCfgRetryEn_MASK 0x8000
#define DxF0x60_CorrErr_OFFSET 16
#define DxF0x60_CorrErr_WIDTH 1
#define DxF0x60_CorrErr_MASK 0x10000
#define DxF0x60_NonFatalErr_OFFSET 17
#define DxF0x60_NonFatalErr_WIDTH 1
#define DxF0x60_NonFatalErr_MASK 0x20000
#define DxF0x60_FatalErr_OFFSET 18
#define DxF0x60_FatalErr_WIDTH 1
#define DxF0x60_FatalErr_MASK 0x40000
#define DxF0x60_UsrDetected_OFFSET 19
#define DxF0x60_UsrDetected_WIDTH 1
#define DxF0x60_UsrDetected_MASK 0x80000
#define DxF0x60_AuxPwr_OFFSET 20
#define DxF0x60_AuxPwr_WIDTH 1
#define DxF0x60_AuxPwr_MASK 0x100000
#define DxF0x60_TransactionsPending_OFFSET 21
#define DxF0x60_TransactionsPending_WIDTH 1
#define DxF0x60_TransactionsPending_MASK 0x200000
#define DxF0x60_Reserved_31_22_OFFSET 22
#define DxF0x60_Reserved_31_22_WIDTH 10
#define DxF0x60_Reserved_31_22_MASK 0xffc00000
/// DxF0x60
typedef union {
struct { ///<
UINT32 CorrErrEn:1 ; ///<
UINT32 NonFatalErrEn:1 ; ///<
UINT32 FatalErrEn:1 ; ///<
UINT32 UsrReportEn:1 ; ///<
UINT32 RelaxedOrdEn:1 ; ///<
UINT32 MaxPayloadSize:3 ; ///<
UINT32 ExtendedTagEn:1 ; ///<
UINT32 PhantomFuncEn:1 ; ///<
UINT32 AuxPowerPmEn:1 ; ///<
UINT32 NoSnoopEnable:1 ; ///<
UINT32 MaxRequestSize:3 ; ///<
UINT32 BridgeCfgRetryEn:1 ; ///<
UINT32 CorrErr:1 ; ///<
UINT32 NonFatalErr:1 ; ///<
UINT32 FatalErr:1 ; ///<
UINT32 UsrDetected:1 ; ///<
UINT32 AuxPwr:1 ; ///<
UINT32 TransactionsPending:1 ; ///<
UINT32 Reserved_31_22:10; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x60_STRUCT;
// **** DxF0x68 Register Definition ****
// Address
#define DxF0x68_ADDRESS 0x68
// Type
#define DxF0x68_TYPE TYPE_D4F0
// Field Data
#define DxF0x68_PmControl_OFFSET 0
#define DxF0x68_PmControl_WIDTH 2
#define DxF0x68_PmControl_MASK 0x3
#define DxF0x68_Reserved_2_2_OFFSET 2
#define DxF0x68_Reserved_2_2_WIDTH 1
#define DxF0x68_Reserved_2_2_MASK 0x4
#define DxF0x68_ReadCplBoundary_OFFSET 3
#define DxF0x68_ReadCplBoundary_WIDTH 1
#define DxF0x68_ReadCplBoundary_MASK 0x8
#define DxF0x68_LinkDis_OFFSET 4
#define DxF0x68_LinkDis_WIDTH 1
#define DxF0x68_LinkDis_MASK 0x10
#define DxF0x68_RetrainLink_OFFSET 5
#define DxF0x68_RetrainLink_WIDTH 1
#define DxF0x68_RetrainLink_MASK 0x20
#define DxF0x68_CommonClockCfg_OFFSET 6
#define DxF0x68_CommonClockCfg_WIDTH 1
#define DxF0x68_CommonClockCfg_MASK 0x40
#define DxF0x68_ExtendedSync_OFFSET 7
#define DxF0x68_ExtendedSync_WIDTH 1
#define DxF0x68_ExtendedSync_MASK 0x80
#define DxF0x68_ClockPowerManagementEn_OFFSET 8
#define DxF0x68_ClockPowerManagementEn_WIDTH 1
#define DxF0x68_ClockPowerManagementEn_MASK 0x100
#define DxF0x68_HWAutonomousWidthDisable_OFFSET 9
#define DxF0x68_HWAutonomousWidthDisable_WIDTH 1
#define DxF0x68_HWAutonomousWidthDisable_MASK 0x200
#define DxF0x68_LinkBWManagementEn_OFFSET 10
#define DxF0x68_LinkBWManagementEn_WIDTH 1
#define DxF0x68_LinkBWManagementEn_MASK 0x400
#define DxF0x68_LinkAutonomousBWIntEn_OFFSET 11
#define DxF0x68_LinkAutonomousBWIntEn_WIDTH 1
#define DxF0x68_LinkAutonomousBWIntEn_MASK 0x800
#define DxF0x68_Reserved_15_12_OFFSET 12
#define DxF0x68_Reserved_15_12_WIDTH 4
#define DxF0x68_Reserved_15_12_MASK 0xf000
#define DxF0x68_LinkSpeed_OFFSET 16
#define DxF0x68_LinkSpeed_WIDTH 4
#define DxF0x68_LinkSpeed_MASK 0xf0000
#define DxF0x68_NegotiatedLinkWidth_OFFSET 20
#define DxF0x68_NegotiatedLinkWidth_WIDTH 6
#define DxF0x68_NegotiatedLinkWidth_MASK 0x3f00000
#define DxF0x68_Reserved_26_26_OFFSET 26
#define DxF0x68_Reserved_26_26_WIDTH 1
#define DxF0x68_Reserved_26_26_MASK 0x4000000
#define DxF0x68_LinkTraining_OFFSET 27
#define DxF0x68_LinkTraining_WIDTH 1
#define DxF0x68_LinkTraining_MASK 0x8000000
#define DxF0x68_SlotClockCfg_OFFSET 28
#define DxF0x68_SlotClockCfg_WIDTH 1
#define DxF0x68_SlotClockCfg_MASK 0x10000000
#define DxF0x68_DlActive_OFFSET 29
#define DxF0x68_DlActive_WIDTH 1
#define DxF0x68_DlActive_MASK 0x20000000
#define DxF0x68_LinkBWManagementStatus_OFFSET 30
#define DxF0x68_LinkBWManagementStatus_WIDTH 1
#define DxF0x68_LinkBWManagementStatus_MASK 0x40000000
#define DxF0x68_LinkAutonomousBWStatus_OFFSET 31
#define DxF0x68_LinkAutonomousBWStatus_WIDTH 1
#define DxF0x68_LinkAutonomousBWStatus_MASK 0x80000000
/// DxF0x68
typedef union {
struct { ///<
UINT32 PmControl:2 ; ///<
UINT32 Reserved_2_2:1 ; ///<
UINT32 ReadCplBoundary:1 ; ///<
UINT32 LinkDis:1 ; ///<
UINT32 RetrainLink:1 ; ///<
UINT32 CommonClockCfg:1 ; ///<
UINT32 ExtendedSync:1 ; ///<
UINT32 ClockPowerManagementEn:1 ; ///<
UINT32 HWAutonomousWidthDisable:1 ; ///<
UINT32 LinkBWManagementEn:1 ; ///<
UINT32 LinkAutonomousBWIntEn:1 ; ///<
UINT32 Reserved_15_12:4 ; ///<
UINT32 LinkSpeed:4 ; ///<
UINT32 NegotiatedLinkWidth:6 ; ///<
UINT32 Reserved_26_26:1 ; ///<
UINT32 LinkTraining:1 ; ///<
UINT32 SlotClockCfg:1 ; ///<
UINT32 DlActive:1 ; ///<
UINT32 LinkBWManagementStatus:1 ; ///<
UINT32 LinkAutonomousBWStatus:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x68_STRUCT;
// **** DxF0x6C Register Definition ****
// Address
#define DxF0x6C_ADDRESS 0x6c
// Type
#define DxF0x6C_TYPE TYPE_D4F0
// Field Data
#define DxF0x6C_AttnButtonPresent_OFFSET 0
#define DxF0x6C_AttnButtonPresent_WIDTH 1
#define DxF0x6C_AttnButtonPresent_MASK 0x1
#define DxF0x6C_PwrControllerPresent_OFFSET 1
#define DxF0x6C_PwrControllerPresent_WIDTH 1
#define DxF0x6C_PwrControllerPresent_MASK 0x2
#define DxF0x6C_MrlSensorPresent_OFFSET 2
#define DxF0x6C_MrlSensorPresent_WIDTH 1
#define DxF0x6C_MrlSensorPresent_MASK 0x4
#define DxF0x6C_AttnIndicatorPresent_OFFSET 3
#define DxF0x6C_AttnIndicatorPresent_WIDTH 1
#define DxF0x6C_AttnIndicatorPresent_MASK 0x8
#define DxF0x6C_PwrIndicatorPresent_OFFSET 4
#define DxF0x6C_PwrIndicatorPresent_WIDTH 1
#define DxF0x6C_PwrIndicatorPresent_MASK 0x10
#define DxF0x6C_HotplugSurprise_OFFSET 5
#define DxF0x6C_HotplugSurprise_WIDTH 1
#define DxF0x6C_HotplugSurprise_MASK 0x20
#define DxF0x6C_HotplugCapable_OFFSET 6
#define DxF0x6C_HotplugCapable_WIDTH 1
#define DxF0x6C_HotplugCapable_MASK 0x40
#define DxF0x6C_SlotPwrLimitValue_OFFSET 7
#define DxF0x6C_SlotPwrLimitValue_WIDTH 8
#define DxF0x6C_SlotPwrLimitValue_MASK 0x7f80
#define DxF0x6C_SlotPwrLimitScale_OFFSET 15
#define DxF0x6C_SlotPwrLimitScale_WIDTH 2
#define DxF0x6C_SlotPwrLimitScale_MASK 0x18000
#define DxF0x6C_ElecMechIlPresent_OFFSET 17
#define DxF0x6C_ElecMechIlPresent_WIDTH 1
#define DxF0x6C_ElecMechIlPresent_MASK 0x20000
#define DxF0x6C_NoCmdCplSupport_OFFSET 18
#define DxF0x6C_NoCmdCplSupport_WIDTH 1
#define DxF0x6C_NoCmdCplSupport_MASK 0x40000
#define DxF0x6C_PhysicalSlotNumber_OFFSET 19
#define DxF0x6C_PhysicalSlotNumber_WIDTH 13
#define DxF0x6C_PhysicalSlotNumber_MASK 0xfff80000
/// DxF0x6C
typedef union {
struct { ///<
UINT32 AttnButtonPresent:1 ; ///<
UINT32 PwrControllerPresent:1 ; ///<
UINT32 MrlSensorPresent:1 ; ///<
UINT32 AttnIndicatorPresent:1 ; ///<
UINT32 PwrIndicatorPresent:1 ; ///<
UINT32 HotplugSurprise:1 ; ///<
UINT32 HotplugCapable:1 ; ///<
UINT32 SlotPwrLimitValue:8 ; ///<
UINT32 SlotPwrLimitScale:2 ; ///<
UINT32 ElecMechIlPresent:1 ; ///<
UINT32 NoCmdCplSupport:1 ; ///<
UINT32 PhysicalSlotNumber:13; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x6C_STRUCT;
// **** DxF0x70 Register Definition ****
// Address
#define DxF0x70_ADDRESS 0x70
// Type
#define DxF0x70_TYPE TYPE_D4F0
// Field Data
#define DxF0x70_AttnButtonPressedEn_OFFSET 0
#define DxF0x70_AttnButtonPressedEn_WIDTH 1
#define DxF0x70_AttnButtonPressedEn_MASK 0x1
#define DxF0x70_PwrFaultDetectedEn_OFFSET 1
#define DxF0x70_PwrFaultDetectedEn_WIDTH 1
#define DxF0x70_PwrFaultDetectedEn_MASK 0x2
#define DxF0x70_MrlSensorChangedEn_OFFSET 2
#define DxF0x70_MrlSensorChangedEn_WIDTH 1
#define DxF0x70_MrlSensorChangedEn_MASK 0x4
#define DxF0x70_PresenceDetectChangedEn_OFFSET 3
#define DxF0x70_PresenceDetectChangedEn_WIDTH 1
#define DxF0x70_PresenceDetectChangedEn_MASK 0x8
#define DxF0x70_CmdCplIntrEn_OFFSET 4
#define DxF0x70_CmdCplIntrEn_WIDTH 1
#define DxF0x70_CmdCplIntrEn_MASK 0x10
#define DxF0x70_HotplugIntrEn_OFFSET 5
#define DxF0x70_HotplugIntrEn_WIDTH 1
#define DxF0x70_HotplugIntrEn_MASK 0x20
#define DxF0x70_AttnIndicatorControl_OFFSET 6
#define DxF0x70_AttnIndicatorControl_WIDTH 2
#define DxF0x70_AttnIndicatorControl_MASK 0xc0
#define DxF0x70_PwrIndicatorCntl_OFFSET 8
#define DxF0x70_PwrIndicatorCntl_WIDTH 2
#define DxF0x70_PwrIndicatorCntl_MASK 0x300
#define DxF0x70_PwrControllerCntl_OFFSET 10
#define DxF0x70_PwrControllerCntl_WIDTH 1
#define DxF0x70_PwrControllerCntl_MASK 0x400
#define DxF0x70_ElecMechIlCntl_OFFSET 11
#define DxF0x70_ElecMechIlCntl_WIDTH 1
#define DxF0x70_ElecMechIlCntl_MASK 0x800
#define DxF0x70_DlStateChangedEn_OFFSET 12
#define DxF0x70_DlStateChangedEn_WIDTH 1
#define DxF0x70_DlStateChangedEn_MASK 0x1000
#define DxF0x70_Reserved_15_13_OFFSET 13
#define DxF0x70_Reserved_15_13_WIDTH 3
#define DxF0x70_Reserved_15_13_MASK 0xe000
#define DxF0x70_AttnButtonPressed_OFFSET 16
#define DxF0x70_AttnButtonPressed_WIDTH 1
#define DxF0x70_AttnButtonPressed_MASK 0x10000
#define DxF0x70_PwrFaultDetected_OFFSET 17
#define DxF0x70_PwrFaultDetected_WIDTH 1
#define DxF0x70_PwrFaultDetected_MASK 0x20000
#define DxF0x70_MrlSensorChanged_OFFSET 18
#define DxF0x70_MrlSensorChanged_WIDTH 1
#define DxF0x70_MrlSensorChanged_MASK 0x40000
#define DxF0x70_PresenceDetectChanged_OFFSET 19
#define DxF0x70_PresenceDetectChanged_WIDTH 1
#define DxF0x70_PresenceDetectChanged_MASK 0x80000
#define DxF0x70_CmdCpl_OFFSET 20
#define DxF0x70_CmdCpl_WIDTH 1
#define DxF0x70_CmdCpl_MASK 0x100000
#define DxF0x70_MrlSensorState_OFFSET 21
#define DxF0x70_MrlSensorState_WIDTH 1
#define DxF0x70_MrlSensorState_MASK 0x200000
#define DxF0x70_PresenceDetectState_OFFSET 22
#define DxF0x70_PresenceDetectState_WIDTH 1
#define DxF0x70_PresenceDetectState_MASK 0x400000
#define DxF0x70_ElecMechIlSts_OFFSET 23
#define DxF0x70_ElecMechIlSts_WIDTH 1
#define DxF0x70_ElecMechIlSts_MASK 0x800000
#define DxF0x70_DlStateChanged_OFFSET 24
#define DxF0x70_DlStateChanged_WIDTH 1
#define DxF0x70_DlStateChanged_MASK 0x1000000
#define DxF0x70_Reserved_31_25_OFFSET 25
#define DxF0x70_Reserved_31_25_WIDTH 7
#define DxF0x70_Reserved_31_25_MASK 0xfe000000
/// DxF0x70
typedef union {
struct { ///<
UINT32 AttnButtonPressedEn:1 ; ///<
UINT32 PwrFaultDetectedEn:1 ; ///<
UINT32 MrlSensorChangedEn:1 ; ///<
UINT32 PresenceDetectChangedEn:1 ; ///<
UINT32 CmdCplIntrEn:1 ; ///<
UINT32 HotplugIntrEn:1 ; ///<
UINT32 AttnIndicatorControl:2 ; ///<
UINT32 PwrIndicatorCntl:2 ; ///<
UINT32 PwrControllerCntl:1 ; ///<
UINT32 ElecMechIlCntl:1 ; ///<
UINT32 DlStateChangedEn:1 ; ///<
UINT32 Reserved_15_13:3 ; ///<
UINT32 AttnButtonPressed:1 ; ///<
UINT32 PwrFaultDetected:1 ; ///<
UINT32 MrlSensorChanged:1 ; ///<
UINT32 PresenceDetectChanged:1 ; ///<
UINT32 CmdCpl:1 ; ///<
UINT32 MrlSensorState:1 ; ///<
UINT32 PresenceDetectState:1 ; ///<
UINT32 ElecMechIlSts:1 ; ///<
UINT32 DlStateChanged:1 ; ///<
UINT32 Reserved_31_25:7 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x70_STRUCT;
// **** DxF0x74 Register Definition ****
// Address
#define DxF0x74_ADDRESS 0x74
// Type
#define DxF0x74_TYPE TYPE_D4F0
// Field Data
#define DxF0x74_SerrOnCorrErrEn_OFFSET 0
#define DxF0x74_SerrOnCorrErrEn_WIDTH 1
#define DxF0x74_SerrOnCorrErrEn_MASK 0x1
#define DxF0x74_SerrOnNonFatalErrEn_OFFSET 1
#define DxF0x74_SerrOnNonFatalErrEn_WIDTH 1
#define DxF0x74_SerrOnNonFatalErrEn_MASK 0x2
#define DxF0x74_SerrOnFatalErrEn_OFFSET 2
#define DxF0x74_SerrOnFatalErrEn_WIDTH 1
#define DxF0x74_SerrOnFatalErrEn_MASK 0x4
#define DxF0x74_PmIntEn_OFFSET 3
#define DxF0x74_PmIntEn_WIDTH 1
#define DxF0x74_PmIntEn_MASK 0x8
#define DxF0x74_CrsSoftVisibilityEn_OFFSET 4
#define DxF0x74_CrsSoftVisibilityEn_WIDTH 1
#define DxF0x74_CrsSoftVisibilityEn_MASK 0x10
#define DxF0x74_Reserved_15_5_OFFSET 5
#define DxF0x74_Reserved_15_5_WIDTH 11
#define DxF0x74_Reserved_15_5_MASK 0xffe0
#define DxF0x74_CrsSoftVisibility_OFFSET 16
#define DxF0x74_CrsSoftVisibility_WIDTH 1
#define DxF0x74_CrsSoftVisibility_MASK 0x10000
#define DxF0x74_Reserved_31_17_OFFSET 17
#define DxF0x74_Reserved_31_17_WIDTH 15
#define DxF0x74_Reserved_31_17_MASK 0xfffe0000
/// DxF0x74
typedef union {
struct { ///<
UINT32 SerrOnCorrErrEn:1 ; ///<
UINT32 SerrOnNonFatalErrEn:1 ; ///<
UINT32 SerrOnFatalErrEn:1 ; ///<
UINT32 PmIntEn:1 ; ///<
UINT32 CrsSoftVisibilityEn:1 ; ///<
UINT32 Reserved_15_5:11; ///<
UINT32 CrsSoftVisibility:1 ; ///<
UINT32 Reserved_31_17:15; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x74_STRUCT;
// **** DxF0x78 Register Definition ****
// Address
#define DxF0x78_ADDRESS 0x78
// Type
#define DxF0x78_TYPE TYPE_D4F0
// Field Data
#define DxF0x78_PmeRequestorId_OFFSET 0
#define DxF0x78_PmeRequestorId_WIDTH 16
#define DxF0x78_PmeRequestorId_MASK 0xffff
#define DxF0x78_PmeStatus_OFFSET 16
#define DxF0x78_PmeStatus_WIDTH 1
#define DxF0x78_PmeStatus_MASK 0x10000
#define DxF0x78_PmePending_OFFSET 17
#define DxF0x78_PmePending_WIDTH 1
#define DxF0x78_PmePending_MASK 0x20000
#define DxF0x78_Reserved_31_18_OFFSET 18
#define DxF0x78_Reserved_31_18_WIDTH 14
#define DxF0x78_Reserved_31_18_MASK 0xfffc0000
/// DxF0x78
typedef union {
struct { ///<
UINT32 PmeRequestorId:16; ///<
UINT32 PmeStatus:1 ; ///<
UINT32 PmePending:1 ; ///<
UINT32 Reserved_31_18:14; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x78_STRUCT;
// **** DxF0x7C Register Definition ****
// Address
#define DxF0x7C_ADDRESS 0x7c
// Type
#define DxF0x7C_TYPE TYPE_D4F0
// Field Data
#define DxF0x7C_CplTimeoutRangeSup_OFFSET 0
#define DxF0x7C_CplTimeoutRangeSup_WIDTH 4
#define DxF0x7C_CplTimeoutRangeSup_MASK 0xf
#define DxF0x7C_CplTimeoutDisSup_OFFSET 4
#define DxF0x7C_CplTimeoutDisSup_WIDTH 1
#define DxF0x7C_CplTimeoutDisSup_MASK 0x10
#define DxF0x7C_AriForwardingSupported_OFFSET 5
#define DxF0x7C_AriForwardingSupported_WIDTH 1
#define DxF0x7C_AriForwardingSupported_MASK 0x20
#define DxF0x7C_Reserved_31_6_OFFSET 6
#define DxF0x7C_Reserved_31_6_WIDTH 26
#define DxF0x7C_Reserved_31_6_MASK 0xffffffc0
/// DxF0x7C
typedef union {
struct { ///<
UINT32 CplTimeoutRangeSup:4 ; ///<
UINT32 CplTimeoutDisSup:1 ; ///<
UINT32 AriForwardingSupported:1 ; ///<
UINT32 Reserved_31_6:26; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x7C_STRUCT;
// **** DxF0x80 Register Definition ****
// Address
#define DxF0x80_ADDRESS 0x80
// Type
#define DxF0x80_TYPE TYPE_D4F0
// Field Data
#define DxF0x80_CplTimeoutValue_OFFSET 0
#define DxF0x80_CplTimeoutValue_WIDTH 4
#define DxF0x80_CplTimeoutValue_MASK 0xf
#define DxF0x80_CplTimeoutDis_OFFSET 4
#define DxF0x80_CplTimeoutDis_WIDTH 1
#define DxF0x80_CplTimeoutDis_MASK 0x10
#define DxF0x80_AriForwardingEn_OFFSET 5
#define DxF0x80_AriForwardingEn_WIDTH 1
#define DxF0x80_AriForwardingEn_MASK 0x20
#define DxF0x80_Reserved_31_6_OFFSET 6
#define DxF0x80_Reserved_31_6_WIDTH 26
#define DxF0x80_Reserved_31_6_MASK 0xffffffc0
/// DxF0x80
typedef union {
struct { ///<
UINT32 CplTimeoutValue:4 ; ///<
UINT32 CplTimeoutDis:1 ; ///<
UINT32 AriForwardingEn:1 ; ///<
UINT32 Reserved_31_6:26; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x80_STRUCT;
// **** DxF0x84 Register Definition ****
// Address
#define DxF0x84_ADDRESS 0x84
// Type
#define DxF0x84_TYPE TYPE_D4F0
// Field Data
#define DxF0x84_Reserved_31_0_OFFSET 0
#define DxF0x84_Reserved_31_0_WIDTH 32
#define DxF0x84_Reserved_31_0_MASK 0xffffffff
/// DxF0x84
typedef union {
struct { ///<
UINT32 Reserved_31_0:32; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x84_STRUCT;
// **** DxF0x88 Register Definition ****
// Address
#define DxF0x88_ADDRESS 0x88
// Type
#define DxF0x88_TYPE TYPE_D4F0
// Field Data
#define DxF0x88_TargetLinkSpeed_OFFSET 0
#define DxF0x88_TargetLinkSpeed_WIDTH 4
#define DxF0x88_TargetLinkSpeed_MASK 0xf
#define DxF0x88_EnterCompliance_OFFSET 4
#define DxF0x88_EnterCompliance_WIDTH 1
#define DxF0x88_EnterCompliance_MASK 0x10
#define DxF0x88_HwAutonomousSpeedDisable_OFFSET 5
#define DxF0x88_HwAutonomousSpeedDisable_WIDTH 1
#define DxF0x88_HwAutonomousSpeedDisable_MASK 0x20
#define DxF0x88_SelectableDeemphasis_OFFSET 6
#define DxF0x88_SelectableDeemphasis_WIDTH 1
#define DxF0x88_SelectableDeemphasis_MASK 0x40
#define DxF0x88_XmitMargin_OFFSET 7
#define DxF0x88_XmitMargin_WIDTH 3
#define DxF0x88_XmitMargin_MASK 0x380
#define DxF0x88_EnterModCompliance_OFFSET 10
#define DxF0x88_EnterModCompliance_WIDTH 1
#define DxF0x88_EnterModCompliance_MASK 0x400
#define DxF0x88_ComplianceSOS_OFFSET 11
#define DxF0x88_ComplianceSOS_WIDTH 1
#define DxF0x88_ComplianceSOS_MASK 0x800
#define DxF0x88_ComplianceDeemphasis_OFFSET 12
#define DxF0x88_ComplianceDeemphasis_WIDTH 1
#define DxF0x88_ComplianceDeemphasis_MASK 0x1000
#define DxF0x88_Reserved_15_13_OFFSET 13
#define DxF0x88_Reserved_15_13_WIDTH 3
#define DxF0x88_Reserved_15_13_MASK 0xe000
#define DxF0x88_CurDeemphasisLevel_OFFSET 16
#define DxF0x88_CurDeemphasisLevel_WIDTH 1
#define DxF0x88_CurDeemphasisLevel_MASK 0x10000
#define DxF0x88_Reserved_31_17_OFFSET 17
#define DxF0x88_Reserved_31_17_WIDTH 15
#define DxF0x88_Reserved_31_17_MASK 0xfffe0000
/// DxF0x88
typedef union {
struct { ///<
UINT32 TargetLinkSpeed:4 ; ///<
UINT32 EnterCompliance:1 ; ///<
UINT32 HwAutonomousSpeedDisable:1 ; ///<
UINT32 SelectableDeemphasis:1 ; ///<
UINT32 XmitMargin:3 ; ///<
UINT32 EnterModCompliance:1 ; ///<
UINT32 ComplianceSOS:1 ; ///<
UINT32 ComplianceDeemphasis:1 ; ///<
UINT32 Reserved_15_13:3 ; ///<
UINT32 CurDeemphasisLevel:1 ; ///<
UINT32 Reserved_31_17:15; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x88_STRUCT;
// **** DxF0x8C Register Definition ****
// Address
#define DxF0x8C_ADDRESS 0x8c
// Type
#define DxF0x8C_TYPE TYPE_D4F0
// Field Data
#define DxF0x8C_Reserved_31_0_OFFSET 0
#define DxF0x8C_Reserved_31_0_WIDTH 32
#define DxF0x8C_Reserved_31_0_MASK 0xffffffff
/// DxF0x8C
typedef union {
struct { ///<
UINT32 Reserved_31_0:32; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x8C_STRUCT;
// **** DxF0x90 Register Definition ****
// Address
#define DxF0x90_ADDRESS 0x90
// Type
#define DxF0x90_TYPE TYPE_D4F0
// Field Data
#define DxF0x90_Reserved_31_0_OFFSET 0
#define DxF0x90_Reserved_31_0_WIDTH 32
#define DxF0x90_Reserved_31_0_MASK 0xffffffff
/// DxF0x90
typedef union {
struct { ///<
UINT32 Reserved_31_0:32; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x90_STRUCT;
// **** DxF0x128 Register Definition ****
// Address
#define DxF0x128_ADDRESS 0x128
// Type
#define DxF0x128_TYPE TYPE_D4F0
// Field Data
#define DxF0x128_Reserved_15_0_OFFSET 0
#define DxF0x128_Reserved_15_0_WIDTH 16
#define DxF0x128_Reserved_15_0_MASK 0xffff
#define DxF0x128_PortArbTableStatus_OFFSET 16
#define DxF0x128_PortArbTableStatus_WIDTH 1
#define DxF0x128_PortArbTableStatus_MASK 0x10000
#define DxF0x128_VcNegotiationPending_OFFSET 17
#define DxF0x128_VcNegotiationPending_WIDTH 1
#define DxF0x128_VcNegotiationPending_MASK 0x20000
#define DxF0x128_Reserved_31_18_OFFSET 18
#define DxF0x128_Reserved_31_18_WIDTH 14
#define DxF0x128_Reserved_31_18_MASK 0xfffc0000
/// DxF0x128
typedef union {
struct { ///<
UINT32 Reserved_15_0:16; ///<
UINT32 PortArbTableStatus:1 ; ///<
UINT32 VcNegotiationPending:1 ; ///<
UINT32 Reserved_31_18:14; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0x128_STRUCT;
// **** D0F0x64_x00 Register Definition ****
// Address
#define D0F0x64_x00_ADDRESS 0x0
// Type
#define D0F0x64_x00_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x00_Reserved_5_0_OFFSET 0
#define D0F0x64_x00_Reserved_5_0_WIDTH 6
#define D0F0x64_x00_Reserved_5_0_MASK 0x3f
#define D0F0x64_x00_NbFchCfgEn_OFFSET 6
#define D0F0x64_x00_NbFchCfgEn_WIDTH 1
#define D0F0x64_x00_NbFchCfgEn_MASK 0x40
#define D0F0x64_x00_HwInitWrLock_OFFSET 7
#define D0F0x64_x00_HwInitWrLock_WIDTH 1
#define D0F0x64_x00_HwInitWrLock_MASK 0x80
#define D0F0x64_x00_Reserved_31_8_OFFSET 8
#define D0F0x64_x00_Reserved_31_8_WIDTH 24
#define D0F0x64_x00_Reserved_31_8_MASK 0xffffff00
/// D0F0x64_x00
typedef union {
struct { ///<
UINT32 Reserved_5_0:6 ; ///<
UINT32 NbFchCfgEn:1 ; ///<
UINT32 HwInitWrLock:1 ; ///<
UINT32 Reserved_31_8:24; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x00_STRUCT;
// **** D0F0x64_x0B Register Definition ****
// Address
#define D0F0x64_x0B_ADDRESS 0xb
// Type
#define D0F0x64_x0B_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x0B_Reserved_19_0_OFFSET 0
#define D0F0x64_x0B_Reserved_19_0_WIDTH 20
#define D0F0x64_x0B_Reserved_19_0_MASK 0xfffff
#define D0F0x64_x0B_SetPowEn_OFFSET 20
#define D0F0x64_x0B_SetPowEn_WIDTH 1
#define D0F0x64_x0B_SetPowEn_MASK 0x100000
#define D0F0x64_x0B_IocFchSetPowEn_OFFSET 21
#define D0F0x64_x0B_IocFchSetPowEn_WIDTH 1
#define D0F0x64_x0B_IocFchSetPowEn_MASK 0x200000
#define D0F0x64_x0B_Reserved_22_22_OFFSET 22
#define D0F0x64_x0B_Reserved_22_22_WIDTH 1
#define D0F0x64_x0B_Reserved_22_22_MASK 0x400000
#define D0F0x64_x0B_IocFchSetPmeTurnOffEn_OFFSET 23
#define D0F0x64_x0B_IocFchSetPmeTurnOffEn_WIDTH 1
#define D0F0x64_x0B_IocFchSetPmeTurnOffEn_MASK 0x800000
#define D0F0x64_x0B_Reserved_31_24_OFFSET 24
#define D0F0x64_x0B_Reserved_31_24_WIDTH 8
#define D0F0x64_x0B_Reserved_31_24_MASK 0xff000000
/// D0F0x64_x0B
typedef union {
struct { ///<
UINT32 Reserved_19_0:20; ///<
UINT32 SetPowEn:1 ; ///<
UINT32 IocFchSetPowEn:1 ; ///<
UINT32 Reserved_22_22:1 ; ///<
UINT32 IocFchSetPmeTurnOffEn:1 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x0B_STRUCT;
// **** D0F0x64_x0C Register Definition ****
// Address
#define D0F0x64_x0C_ADDRESS 0xc
// Type
#define D0F0x64_x0C_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x0C_Reserved_1_0_OFFSET 0
#define D0F0x64_x0C_Reserved_1_0_WIDTH 2
#define D0F0x64_x0C_Reserved_1_0_MASK 0x3
#define D0F0x64_x0C_Dev2BridgeDis_OFFSET 2
#define D0F0x64_x0C_Dev2BridgeDis_WIDTH 1
#define D0F0x64_x0C_Dev2BridgeDis_MASK 0x4
#define D0F0x64_x0C_Dev3BridgeDis_OFFSET 3
#define D0F0x64_x0C_Dev3BridgeDis_WIDTH 1
#define D0F0x64_x0C_Dev3BridgeDis_MASK 0x8
#define D0F0x64_x0C_Dev4BridgeDis_OFFSET 4
#define D0F0x64_x0C_Dev4BridgeDis_WIDTH 1
#define D0F0x64_x0C_Dev4BridgeDis_MASK 0x10
#define D0F0x64_x0C_Dev5BridgeDis_OFFSET 5
#define D0F0x64_x0C_Dev5BridgeDis_WIDTH 1
#define D0F0x64_x0C_Dev5BridgeDis_MASK 0x20
#define D0F0x64_x0C_Dev6BridgeDis_OFFSET 6
#define D0F0x64_x0C_Dev6BridgeDis_WIDTH 1
#define D0F0x64_x0C_Dev6BridgeDis_MASK 0x40
#define D0F0x64_x0C_Dev7BridgeDis_OFFSET 7
#define D0F0x64_x0C_Dev7BridgeDis_WIDTH 1
#define D0F0x64_x0C_Dev7BridgeDis_MASK 0x80
#define D0F0x64_x0C_Reserved_31_8_OFFSET 8
#define D0F0x64_x0C_Reserved_31_8_WIDTH 24
#define D0F0x64_x0C_Reserved_31_8_MASK 0xffffff00
/// D0F0x64_x0C
typedef union {
struct { ///<
UINT32 Reserved_1_0:2 ; ///<
UINT32 Dev2BridgeDis:1 ; ///<
UINT32 Dev3BridgeDis:1 ; ///<
UINT32 Dev4BridgeDis:1 ; ///<
UINT32 Dev5BridgeDis:1 ; ///<
UINT32 Dev6BridgeDis:1 ; ///<
UINT32 Dev7BridgeDis:1 ; ///<
UINT32 Reserved_31_8:24; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x0C_STRUCT;
// **** D0F0x64_x19 Register Definition ****
// Address
#define D0F0x64_x19_ADDRESS 0x19
// Type
#define D0F0x64_x19_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x19_TomEn_OFFSET 0
#define D0F0x64_x19_TomEn_WIDTH 1
#define D0F0x64_x19_TomEn_MASK 0x1
#define D0F0x64_x19_Reserved_22_1_OFFSET 1
#define D0F0x64_x19_Reserved_22_1_WIDTH 22
#define D0F0x64_x19_Reserved_22_1_MASK 0x7ffffe
#define D0F0x64_x19_Tom2_31_23__OFFSET 23
#define D0F0x64_x19_Tom2_31_23__WIDTH 9
#define D0F0x64_x19_Tom2_31_23__MASK 0xff800000
/// D0F0x64_x19
typedef union {
struct { ///<
UINT32 TomEn:1 ; ///<
UINT32 Reserved_22_1:22; ///<
UINT32 Tom2_31_23_:9 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x19_STRUCT;
// **** D0F0x64_x1A Register Definition ****
// Address
#define D0F0x64_x1A_ADDRESS 0x1a
// Type
#define D0F0x64_x1A_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x1A_Tom2_39_32__OFFSET 0
#define D0F0x64_x1A_Tom2_39_32__WIDTH 8
#define D0F0x64_x1A_Tom2_39_32__MASK 0xff
#define D0F0x64_x1A_Reserved_31_8_OFFSET 8
#define D0F0x64_x1A_Reserved_31_8_WIDTH 24
#define D0F0x64_x1A_Reserved_31_8_MASK 0xffffff00
/// D0F0x64_x1A
typedef union {
struct { ///<
UINT32 Tom2_39_32_:8 ; ///<
UINT32 Reserved_31_8:24; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x1A_STRUCT;
// **** D0F0x64_x1D Register Definition ****
// Address
#define D0F0x64_x1D_ADDRESS 0x1d
// Type
#define D0F0x64_x1D_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x1D_IntGfxAsPcieEn_OFFSET 0
#define D0F0x64_x1D_IntGfxAsPcieEn_WIDTH 1
#define D0F0x64_x1D_IntGfxAsPcieEn_MASK 0x1
#define D0F0x64_x1D_VgaEn_OFFSET 1
#define D0F0x64_x1D_VgaEn_WIDTH 1
#define D0F0x64_x1D_VgaEn_MASK 0x2
#define D0F0x64_x1D_Reserved_2_2_OFFSET 2
#define D0F0x64_x1D_Reserved_2_2_WIDTH 1
#define D0F0x64_x1D_Reserved_2_2_MASK 0x4
#define D0F0x64_x1D_Vga16En_OFFSET 3
#define D0F0x64_x1D_Vga16En_WIDTH 1
#define D0F0x64_x1D_Vga16En_MASK 0x8
#define D0F0x64_x1D_Reserved_31_4_OFFSET 4
#define D0F0x64_x1D_Reserved_31_4_WIDTH 28
#define D0F0x64_x1D_Reserved_31_4_MASK 0xfffffff0
/// D0F0x64_x1D
typedef union {
struct { ///<
UINT32 IntGfxAsPcieEn:1 ; ///<
UINT32 VgaEn:1 ; ///<
UINT32 Reserved_2_2:1 ; ///<
UINT32 Vga16En:1 ; ///<
UINT32 Reserved_31_4:28; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x1D_STRUCT;
// **** D0F0x64_x53 Register Definition ****
// Address
#define D0F0x64_x53_ADDRESS 0x53
// Type
#define D0F0x64_x53_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x53_Reserved_19_0_OFFSET 0
#define D0F0x64_x53_Reserved_19_0_WIDTH 20
#define D0F0x64_x53_Reserved_19_0_MASK 0xfffff
#define D0F0x64_x53_SetPowEn_OFFSET 20
#define D0F0x64_x53_SetPowEn_WIDTH 1
#define D0F0x64_x53_SetPowEn_MASK 0x100000
#define D0F0x64_x53_Reserved_31_21_OFFSET 21
#define D0F0x64_x53_Reserved_31_21_WIDTH 11
#define D0F0x64_x53_Reserved_31_21_MASK 0xffe00000
/// D0F0x64_x53
typedef union {
struct { ///<
UINT32 Reserved_19_0:20; ///<
UINT32 SetPowEn:1 ; ///<
UINT32 Reserved_31_21:11; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x53_STRUCT;
// **** D0F0x64_x55 Register Definition ****
// Address
#define D0F0x64_x55_ADDRESS 0x55
// Type
#define D0F0x64_x55_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x55_Reserved_19_0_OFFSET 0
#define D0F0x64_x55_Reserved_19_0_WIDTH 20
#define D0F0x64_x55_Reserved_19_0_MASK 0xfffff
#define D0F0x64_x55_SetPowEn_OFFSET 20
#define D0F0x64_x55_SetPowEn_WIDTH 1
#define D0F0x64_x55_SetPowEn_MASK 0x100000
#define D0F0x64_x55_Reserved_31_21_OFFSET 21
#define D0F0x64_x55_Reserved_31_21_WIDTH 11
#define D0F0x64_x55_Reserved_31_21_MASK 0xffe00000
/// D0F0x64_x55
typedef union {
struct { ///<
UINT32 Reserved_19_0:20; ///<
UINT32 SetPowEn:1 ; ///<
UINT32 Reserved_31_21:11; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x55_STRUCT;
// **** D0F0x64_x57 Register Definition ****
// Address
#define D0F0x64_x57_ADDRESS 0x57
// Type
#define D0F0x64_x57_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x57_Reserved_19_0_OFFSET 0
#define D0F0x64_x57_Reserved_19_0_WIDTH 20
#define D0F0x64_x57_Reserved_19_0_MASK 0xfffff
#define D0F0x64_x57_SetPowEn_OFFSET 20
#define D0F0x64_x57_SetPowEn_WIDTH 1
#define D0F0x64_x57_SetPowEn_MASK 0x100000
#define D0F0x64_x57_Reserved_31_21_OFFSET 21
#define D0F0x64_x57_Reserved_31_21_WIDTH 11
#define D0F0x64_x57_Reserved_31_21_MASK 0xffe00000
/// D0F0x64_x57
typedef union {
struct { ///<
UINT32 Reserved_19_0:20; ///<
UINT32 SetPowEn:1 ; ///<
UINT32 Reserved_31_21:11; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x57_STRUCT;
// **** D0F0x64_x59 Register Definition ****
// Address
#define D0F0x64_x59_ADDRESS 0x59
// Type
#define D0F0x64_x59_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x59_Reserved_19_0_OFFSET 0
#define D0F0x64_x59_Reserved_19_0_WIDTH 20
#define D0F0x64_x59_Reserved_19_0_MASK 0xfffff
#define D0F0x64_x59_SetPowEn_OFFSET 20
#define D0F0x64_x59_SetPowEn_WIDTH 1
#define D0F0x64_x59_SetPowEn_MASK 0x100000
#define D0F0x64_x59_Reserved_31_21_OFFSET 21
#define D0F0x64_x59_Reserved_31_21_WIDTH 11
#define D0F0x64_x59_Reserved_31_21_MASK 0xffe00000
/// D0F0x64_x59
typedef union {
struct { ///<
UINT32 Reserved_19_0:20; ///<
UINT32 SetPowEn:1 ; ///<
UINT32 Reserved_31_21:11; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x59_STRUCT;
// **** D0F0x64_x5B Register Definition ****
// Address
#define D0F0x64_x5B_ADDRESS 0x5b
// Type
#define D0F0x64_x5B_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x5B_Reserved_19_0_OFFSET 0
#define D0F0x64_x5B_Reserved_19_0_WIDTH 20
#define D0F0x64_x5B_Reserved_19_0_MASK 0xfffff
#define D0F0x64_x5B_SetPowEn_OFFSET 20
#define D0F0x64_x5B_SetPowEn_WIDTH 1
#define D0F0x64_x5B_SetPowEn_MASK 0x100000
#define D0F0x64_x5B_Reserved_31_21_OFFSET 21
#define D0F0x64_x5B_Reserved_31_21_WIDTH 11
#define D0F0x64_x5B_Reserved_31_21_MASK 0xffe00000
/// D0F0x64_x5B
typedef union {
struct { ///<
UINT32 Reserved_19_0:20; ///<
UINT32 SetPowEn:1 ; ///<
UINT32 Reserved_31_21:11; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x5B_STRUCT;
/// D0F0x64_x6A
typedef union {
struct { ///<
UINT32 VoltageForceEn:1 ; ///<
UINT32 VoltageChangeEn:1 ; ///<
UINT32 VoltageChangeReq:1 ; ///<
UINT32 VoltageLevel:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} ex488_STRUCT;
/// D0F0x64_x6B
typedef union {
struct { ///<
UINT32 VoltageChangeAck:1 ; ///<
UINT32 CurrentVoltageLevel:2 ; ///<
UINT32 Reserved_31_3:29; ///<
} Field; ///<
UINT32 Value; ///<
} ex489_STRUCT;
// **** D0F0x98_x06 Register Definition ****
// Address
#define D0F0x98_x06_ADDRESS 0x6
// Type
#define D0F0x98_x06_TYPE TYPE_D0F0x98
// Field Data
#define D0F0x98_x06_Reserved_25_0_OFFSET 0
#define D0F0x98_x06_Reserved_25_0_WIDTH 26
#define D0F0x98_x06_Reserved_25_0_MASK 0x3ffffff
#define D0F0x98_x06_UmiNpMemWrEn_OFFSET 26
#define D0F0x98_x06_UmiNpMemWrEn_WIDTH 1
#define D0F0x98_x06_UmiNpMemWrEn_MASK 0x4000000
#define D0F0x98_x06_Reserved_31_27_OFFSET 27
#define D0F0x98_x06_Reserved_31_27_WIDTH 5
#define D0F0x98_x06_Reserved_31_27_MASK 0xf8000000
/// D0F0x98_x06
typedef union {
struct { ///<
UINT32 Reserved_25_0:26; ///<
UINT32 UmiNpMemWrEn:1 ; ///<
UINT32 Reserved_31_27:5 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x98_x06_STRUCT;
// **** D0F0x98_x1E Register Definition ****
// Address
#define D0F0x98_x1E_ADDRESS 0x1e
// Type
#define D0F0x98_x1E_TYPE TYPE_D0F0x98
// Field Data
#define D0F0x98_x1E_Reserved_0_0_OFFSET 0
#define D0F0x98_x1E_Reserved_0_0_WIDTH 1
#define D0F0x98_x1E_Reserved_0_0_MASK 0x1
#define D0F0x98_x1E_HiPriEn_OFFSET 1
#define D0F0x98_x1E_HiPriEn_WIDTH 1
#define D0F0x98_x1E_HiPriEn_MASK 0x2
#define D0F0x98_x1E_Reserved_31_2_OFFSET 2
#define D0F0x98_x1E_Reserved_31_2_WIDTH 30
#define D0F0x98_x1E_Reserved_31_2_MASK 0xfffffffc
/// D0F0x98_x1E
typedef union {
struct { ///<
UINT32 Reserved_0_0:1 ; ///<
UINT32 HiPriEn:1 ; ///<
UINT32 Reserved_31_2:30; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x98_x1E_STRUCT;
/// D0F0x98_x2C
typedef union {
struct { ///<
UINT32 Reserved_0_0:1 ; ///<
UINT32 ex495_1:1;
UINT32 Reserved_15_2:14; ///<
UINT32 ex495_3:16;
} Field; ///<
UINT32 Value; ///<
} ex495_STRUCT;
// **** D0F0x98_x49 Register Definition ****
// Address
#define D0F0x98_x49_ADDRESS 0x49
// Type
#define D0F0x98_x49_TYPE TYPE_D0F0x98
// Field Data
#define D0F0x98_x49_Reserved_3_0_OFFSET 0
#define D0F0x98_x49_Reserved_3_0_WIDTH 4
#define D0F0x98_x49_Reserved_3_0_MASK 0xf
#define D0F0x98_x49_Reserved_23_12_OFFSET 12
#define D0F0x98_x49_Reserved_23_12_WIDTH 12
#define D0F0x98_x49_Reserved_23_12_MASK 0xfff000
#define D0F0x98_x49_SoftOverrideClk6_OFFSET 24
#define D0F0x98_x49_SoftOverrideClk6_WIDTH 1
#define D0F0x98_x49_SoftOverrideClk6_MASK 0x1000000
#define D0F0x98_x49_SoftOverrideClk5_OFFSET 25
#define D0F0x98_x49_SoftOverrideClk5_WIDTH 1
#define D0F0x98_x49_SoftOverrideClk5_MASK 0x2000000
#define D0F0x98_x49_SoftOverrideClk4_OFFSET 26
#define D0F0x98_x49_SoftOverrideClk4_WIDTH 1
#define D0F0x98_x49_SoftOverrideClk4_MASK 0x4000000
#define D0F0x98_x49_SoftOverrideClk3_OFFSET 27
#define D0F0x98_x49_SoftOverrideClk3_WIDTH 1
#define D0F0x98_x49_SoftOverrideClk3_MASK 0x8000000
#define D0F0x98_x49_SoftOverrideClk2_OFFSET 28
#define D0F0x98_x49_SoftOverrideClk2_WIDTH 1
#define D0F0x98_x49_SoftOverrideClk2_MASK 0x10000000
#define D0F0x98_x49_SoftOverrideClk1_OFFSET 29
#define D0F0x98_x49_SoftOverrideClk1_WIDTH 1
#define D0F0x98_x49_SoftOverrideClk1_MASK 0x20000000
#define D0F0x98_x49_SoftOverrideClk0_OFFSET 30
#define D0F0x98_x49_SoftOverrideClk0_WIDTH 1
#define D0F0x98_x49_SoftOverrideClk0_MASK 0x40000000
#define D0F0x98_x49_Reserved_31_31_OFFSET 31
#define D0F0x98_x49_Reserved_31_31_WIDTH 1
#define D0F0x98_x49_Reserved_31_31_MASK 0x80000000
/// D0F0x98_x49
typedef union {
struct { ///<
UINT32 Reserved_3_0:4 ; ///<
UINT32 :8 ; ///<
UINT32 Reserved_23_12:12; ///<
UINT32 SoftOverrideClk6:1 ; ///<
UINT32 SoftOverrideClk5:1 ; ///<
UINT32 SoftOverrideClk4:1 ; ///<
UINT32 SoftOverrideClk3:1 ; ///<
UINT32 SoftOverrideClk2:1 ; ///<
UINT32 SoftOverrideClk1:1 ; ///<
UINT32 SoftOverrideClk0:1 ; ///<
UINT32 Reserved_31_31:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x98_x49_STRUCT;
// **** D0F0x98_x4A Register Definition ****
// Address
#define D0F0x98_x4A_ADDRESS 0x4a
// Type
#define D0F0x98_x4A_TYPE TYPE_D0F0x98
// Field Data
#define D0F0x98_x4A_Reserved_3_0_OFFSET 0
#define D0F0x98_x4A_Reserved_3_0_WIDTH 4
#define D0F0x98_x4A_Reserved_3_0_MASK 0xf
#define D0F0x98_x4A_Reserved_23_12_OFFSET 12
#define D0F0x98_x4A_Reserved_23_12_WIDTH 12
#define D0F0x98_x4A_Reserved_23_12_MASK 0xfff000
#define D0F0x98_x4A_SoftOverrideClk6_OFFSET 24
#define D0F0x98_x4A_SoftOverrideClk6_WIDTH 1
#define D0F0x98_x4A_SoftOverrideClk6_MASK 0x1000000
#define D0F0x98_x4A_SoftOverrideClk5_OFFSET 25
#define D0F0x98_x4A_SoftOverrideClk5_WIDTH 1
#define D0F0x98_x4A_SoftOverrideClk5_MASK 0x2000000
#define D0F0x98_x4A_SoftOverrideClk4_OFFSET 26
#define D0F0x98_x4A_SoftOverrideClk4_WIDTH 1
#define D0F0x98_x4A_SoftOverrideClk4_MASK 0x4000000
#define D0F0x98_x4A_SoftOverrideClk3_OFFSET 27
#define D0F0x98_x4A_SoftOverrideClk3_WIDTH 1
#define D0F0x98_x4A_SoftOverrideClk3_MASK 0x8000000
#define D0F0x98_x4A_SoftOverrideClk2_OFFSET 28
#define D0F0x98_x4A_SoftOverrideClk2_WIDTH 1
#define D0F0x98_x4A_SoftOverrideClk2_MASK 0x10000000
#define D0F0x98_x4A_SoftOverrideClk1_OFFSET 29
#define D0F0x98_x4A_SoftOverrideClk1_WIDTH 1
#define D0F0x98_x4A_SoftOverrideClk1_MASK 0x20000000
#define D0F0x98_x4A_SoftOverrideClk0_OFFSET 30
#define D0F0x98_x4A_SoftOverrideClk0_WIDTH 1
#define D0F0x98_x4A_SoftOverrideClk0_MASK 0x40000000
#define D0F0x98_x4A_Reserved_31_31_OFFSET 31
#define D0F0x98_x4A_Reserved_31_31_WIDTH 1
#define D0F0x98_x4A_Reserved_31_31_MASK 0x80000000
/// D0F0x98_x4A
typedef union {
struct { ///<
UINT32 Reserved_3_0:4 ; ///<
UINT32 :8 ; ///<
UINT32 Reserved_23_12:12; ///<
UINT32 SoftOverrideClk6:1 ; ///<
UINT32 SoftOverrideClk5:1 ; ///<
UINT32 SoftOverrideClk4:1 ; ///<
UINT32 SoftOverrideClk3:1 ; ///<
UINT32 SoftOverrideClk2:1 ; ///<
UINT32 SoftOverrideClk1:1 ; ///<
UINT32 SoftOverrideClk0:1 ; ///<
UINT32 Reserved_31_31:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x98_x4A_STRUCT;
// **** D0F0xE4_WRAP_0080 Register Definition ****
// Address
#define D0F0xE4_WRAP_0080_ADDRESS 0x80
// Type
#define D0F0xE4_WRAP_0080_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_0080_StrapBifLinkConfig_OFFSET 0
#define D0F0xE4_WRAP_0080_StrapBifLinkConfig_WIDTH 4
#define D0F0xE4_WRAP_0080_StrapBifLinkConfig_MASK 0xf
#define D0F0xE4_WRAP_0080_Reserved_31_4_OFFSET 4
#define D0F0xE4_WRAP_0080_Reserved_31_4_WIDTH 28
#define D0F0xE4_WRAP_0080_Reserved_31_4_MASK 0xfffffff0
/// D0F0xE4_WRAP_0080
typedef union {
struct { ///<
UINT32 StrapBifLinkConfig:4 ; ///<
UINT32 Reserved_31_4:28; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_0080_STRUCT;
// **** D0F0xE4_WRAP_0800 Register Definition ****
// Address
#define D0F0xE4_WRAP_0800_ADDRESS 0x800
// Type
#define D0F0xE4_WRAP_0800_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_0800_HoldTraining_OFFSET 0
#define D0F0xE4_WRAP_0800_HoldTraining_WIDTH 1
#define D0F0xE4_WRAP_0800_HoldTraining_MASK 0x1
#define D0F0xE4_WRAP_0800_Reserved_31_1_OFFSET 1
#define D0F0xE4_WRAP_0800_Reserved_31_1_WIDTH 31
#define D0F0xE4_WRAP_0800_Reserved_31_1_MASK 0xfffffffe
/// D0F0xE4_WRAP_0800
typedef union {
struct { ///<
UINT32 HoldTraining:1 ; ///<
UINT32 Reserved_31_1:31; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_0800_STRUCT;
// **** D0F0xE4_WRAP_0803 Register Definition ****
// Address
#define D0F0xE4_WRAP_0803_ADDRESS 0x803
// Type
#define D0F0xE4_WRAP_0803_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_0803_Reserved_4_0_OFFSET 0
#define D0F0xE4_WRAP_0803_Reserved_4_0_WIDTH 5
#define D0F0xE4_WRAP_0803_Reserved_4_0_MASK 0x1f
#define D0F0xE4_WRAP_0803_StrapBifDeemphasisSel_OFFSET 5
#define D0F0xE4_WRAP_0803_StrapBifDeemphasisSel_WIDTH 1
#define D0F0xE4_WRAP_0803_StrapBifDeemphasisSel_MASK 0x20
#define D0F0xE4_WRAP_0803_Reserved_31_6_OFFSET 6
#define D0F0xE4_WRAP_0803_Reserved_31_6_WIDTH 26
#define D0F0xE4_WRAP_0803_Reserved_31_6_MASK 0xffffffc0
/// D0F0xE4_WRAP_0803
typedef union {
struct { ///<
UINT32 Reserved_4_0:5 ; ///<
UINT32 StrapBifDeemphasisSel:1 ; ///<
UINT32 Reserved_31_6:26; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_0803_STRUCT;
// **** D0F0xE4_WRAP_0903 Register Definition ****
// Address
#define D0F0xE4_WRAP_0903_ADDRESS 0x903
// Type
#define D0F0xE4_WRAP_0903_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_0903_Reserved_4_0_OFFSET 0
#define D0F0xE4_WRAP_0903_Reserved_4_0_WIDTH 5
#define D0F0xE4_WRAP_0903_Reserved_4_0_MASK 0x1f
#define D0F0xE4_WRAP_0903_StrapBifDeemphasisSel_OFFSET 5
#define D0F0xE4_WRAP_0903_StrapBifDeemphasisSel_WIDTH 1
#define D0F0xE4_WRAP_0903_StrapBifDeemphasisSel_MASK 0x20
#define D0F0xE4_WRAP_0903_Reserved_31_6_OFFSET 6
#define D0F0xE4_WRAP_0903_Reserved_31_6_WIDTH 26
#define D0F0xE4_WRAP_0903_Reserved_31_6_MASK 0xffffffc0
/// D0F0xE4_WRAP_0903
typedef union {
struct { ///<
UINT32 Reserved_4_0:5 ; ///<
UINT32 StrapBifDeemphasisSel:1 ; ///<
UINT32 Reserved_31_6:26; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_0903_STRUCT;
/// D0F0xE4_WRAP_8011
typedef union {
struct { ///<
UINT32 TxclkDynGateLatency:6 ; ///<
UINT32 TxclkPermGateEven:1 ; ///<
UINT32 TxclkDynGateEnable:1 ; ///<
UINT32 TxclkPermStop:1 ; ///<
UINT32 TxclkRegsGateEnable:1 ; ///<
UINT32 TxclkRegsGateLatency:6 ; ///<
UINT32 RcvrDetClkEnable:1 ; ///<
UINT32 TxclkPermGateLatency:6 ; ///<
UINT32 Reserved_23_23:1 ; ///<
UINT32 TxclkLcntGateEnable:1 ; ///<
UINT32 Reserved_30_25:6 ; ///<
UINT32 StrapBifValid:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} ex501_STRUCT;
// **** D0F0xE4_WRAP_8012 Register Definition ****
// Address
#define D0F0xE4_WRAP_8012_ADDRESS 0x8012
// Type
#define D0F0xE4_WRAP_8012_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_8012_Pif1xIdleGateLatency_OFFSET 0
#define D0F0xE4_WRAP_8012_Pif1xIdleGateLatency_WIDTH 6
#define D0F0xE4_WRAP_8012_Pif1xIdleGateLatency_MASK 0x3f
#define D0F0xE4_WRAP_8012_Reserved_6_6_OFFSET 6
#define D0F0xE4_WRAP_8012_Reserved_6_6_WIDTH 1
#define D0F0xE4_WRAP_8012_Reserved_6_6_MASK 0x40
#define D0F0xE4_WRAP_8012_Pif1xIdleGateEnable_OFFSET 7
#define D0F0xE4_WRAP_8012_Pif1xIdleGateEnable_WIDTH 1
#define D0F0xE4_WRAP_8012_Pif1xIdleGateEnable_MASK 0x80
#define D0F0xE4_WRAP_8012_Pif1xIdleResumeLatency_OFFSET 8
#define D0F0xE4_WRAP_8012_Pif1xIdleResumeLatency_WIDTH 6
#define D0F0xE4_WRAP_8012_Pif1xIdleResumeLatency_MASK 0x3f00
#define D0F0xE4_WRAP_8012_Reserved_15_14_OFFSET 14
#define D0F0xE4_WRAP_8012_Reserved_15_14_WIDTH 2
#define D0F0xE4_WRAP_8012_Reserved_15_14_MASK 0xc000
#define D0F0xE4_WRAP_8012_Pif2p5xIdleGateLatency_OFFSET 16
#define D0F0xE4_WRAP_8012_Pif2p5xIdleGateLatency_WIDTH 6
#define D0F0xE4_WRAP_8012_Pif2p5xIdleGateLatency_MASK 0x3f0000
#define D0F0xE4_WRAP_8012_Reserved_22_22_OFFSET 22
#define D0F0xE4_WRAP_8012_Reserved_22_22_WIDTH 1
#define D0F0xE4_WRAP_8012_Reserved_22_22_MASK 0x400000
#define D0F0xE4_WRAP_8012_Pif2p5xIdleGateEnable_OFFSET 23
#define D0F0xE4_WRAP_8012_Pif2p5xIdleGateEnable_WIDTH 1
#define D0F0xE4_WRAP_8012_Pif2p5xIdleGateEnable_MASK 0x800000
#define D0F0xE4_WRAP_8012_Pif2p5xIdleResumeLatency_OFFSET 24
#define D0F0xE4_WRAP_8012_Pif2p5xIdleResumeLatency_WIDTH 6
#define D0F0xE4_WRAP_8012_Pif2p5xIdleResumeLatency_MASK 0x3f000000
#define D0F0xE4_WRAP_8012_Reserved_31_30_OFFSET 30
#define D0F0xE4_WRAP_8012_Reserved_31_30_WIDTH 2
#define D0F0xE4_WRAP_8012_Reserved_31_30_MASK 0xc0000000
/// D0F0xE4_WRAP_8012
typedef union {
struct { ///<
UINT32 Pif1xIdleGateLatency:6 ; ///<
UINT32 Reserved_6_6:1 ; ///<
UINT32 Pif1xIdleGateEnable:1 ; ///<
UINT32 Pif1xIdleResumeLatency:6 ; ///<
UINT32 Reserved_15_14:2 ; ///<
UINT32 Pif2p5xIdleGateLatency:6 ; ///<
UINT32 Reserved_22_22:1 ; ///<
UINT32 Pif2p5xIdleGateEnable:1 ; ///<
UINT32 Pif2p5xIdleResumeLatency:6 ; ///<
UINT32 Reserved_31_30:2 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8012_STRUCT;
// **** D0F0xE4_WRAP_8021 Register Definition ****
// Address
#define D0F0xE4_WRAP_8021_ADDRESS 0x8021
// Type
#define D0F0xE4_WRAP_8021_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_8021_Lanes10_OFFSET 0
#define D0F0xE4_WRAP_8021_Lanes10_WIDTH 4
#define D0F0xE4_WRAP_8021_Lanes10_MASK 0xf
#define D0F0xE4_WRAP_8021_Lanes32_OFFSET 4
#define D0F0xE4_WRAP_8021_Lanes32_WIDTH 4
#define D0F0xE4_WRAP_8021_Lanes32_MASK 0xf0
#define D0F0xE4_WRAP_8021_Lanes54_OFFSET 8
#define D0F0xE4_WRAP_8021_Lanes54_WIDTH 4
#define D0F0xE4_WRAP_8021_Lanes54_MASK 0xf00
#define D0F0xE4_WRAP_8021_Lanes76_OFFSET 12
#define D0F0xE4_WRAP_8021_Lanes76_WIDTH 4
#define D0F0xE4_WRAP_8021_Lanes76_MASK 0xf000
#define D0F0xE4_WRAP_8021_Lanes98_OFFSET 16
#define D0F0xE4_WRAP_8021_Lanes98_WIDTH 4
#define D0F0xE4_WRAP_8021_Lanes98_MASK 0xf0000
#define D0F0xE4_WRAP_8021_Lanes1110_OFFSET 20
#define D0F0xE4_WRAP_8021_Lanes1110_WIDTH 4
#define D0F0xE4_WRAP_8021_Lanes1110_MASK 0xf00000
#define D0F0xE4_WRAP_8021_Lanes1312_OFFSET 24
#define D0F0xE4_WRAP_8021_Lanes1312_WIDTH 4
#define D0F0xE4_WRAP_8021_Lanes1312_MASK 0xf000000
#define D0F0xE4_WRAP_8021_Lanes1514_OFFSET 28
#define D0F0xE4_WRAP_8021_Lanes1514_WIDTH 4
#define D0F0xE4_WRAP_8021_Lanes1514_MASK 0xf0000000
/// D0F0xE4_WRAP_8021
typedef union {
struct { ///<
UINT32 Lanes10:4 ; ///<
UINT32 Lanes32:4 ; ///<
UINT32 Lanes54:4 ; ///<
UINT32 Lanes76:4 ; ///<
UINT32 Lanes98:4 ; ///<
UINT32 Lanes1110:4 ; ///<
UINT32 Lanes1312:4 ; ///<
UINT32 Lanes1514:4 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8021_STRUCT;
// **** D0F0xE4_WRAP_8022 Register Definition ****
// Address
#define D0F0xE4_WRAP_8022_ADDRESS 0x8022
// Type
#define D0F0xE4_WRAP_8022_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_8022_Lanes10_OFFSET 0
#define D0F0xE4_WRAP_8022_Lanes10_WIDTH 4
#define D0F0xE4_WRAP_8022_Lanes10_MASK 0xf
#define D0F0xE4_WRAP_8022_Lanes32_OFFSET 4
#define D0F0xE4_WRAP_8022_Lanes32_WIDTH 4
#define D0F0xE4_WRAP_8022_Lanes32_MASK 0xf0
#define D0F0xE4_WRAP_8022_Lanes54_OFFSET 8
#define D0F0xE4_WRAP_8022_Lanes54_WIDTH 4
#define D0F0xE4_WRAP_8022_Lanes54_MASK 0xf00
#define D0F0xE4_WRAP_8022_Lanes76_OFFSET 12
#define D0F0xE4_WRAP_8022_Lanes76_WIDTH 4
#define D0F0xE4_WRAP_8022_Lanes76_MASK 0xf000
#define D0F0xE4_WRAP_8022_Lanes98_OFFSET 16
#define D0F0xE4_WRAP_8022_Lanes98_WIDTH 4
#define D0F0xE4_WRAP_8022_Lanes98_MASK 0xf0000
#define D0F0xE4_WRAP_8022_Lanes1110_OFFSET 20
#define D0F0xE4_WRAP_8022_Lanes1110_WIDTH 4
#define D0F0xE4_WRAP_8022_Lanes1110_MASK 0xf00000
#define D0F0xE4_WRAP_8022_Lanes1312_OFFSET 24
#define D0F0xE4_WRAP_8022_Lanes1312_WIDTH 4
#define D0F0xE4_WRAP_8022_Lanes1312_MASK 0xf000000
#define D0F0xE4_WRAP_8022_Lanes1514_OFFSET 28
#define D0F0xE4_WRAP_8022_Lanes1514_WIDTH 4
#define D0F0xE4_WRAP_8022_Lanes1514_MASK 0xf0000000
/// D0F0xE4_WRAP_8022
typedef union {
struct { ///<
UINT32 Lanes10:4 ; ///<
UINT32 Lanes32:4 ; ///<
UINT32 Lanes54:4 ; ///<
UINT32 Lanes76:4 ; ///<
UINT32 Lanes98:4 ; ///<
UINT32 Lanes1110:4 ; ///<
UINT32 Lanes1312:4 ; ///<
UINT32 Lanes1514:4 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8022_STRUCT;
// **** D0F0xE4_WRAP_8023 Register Definition ****
// Address
#define D0F0xE4_WRAP_8023_ADDRESS 0x8023
// Type
#define D0F0xE4_WRAP_8023_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_8023_LaneEnable_OFFSET 0
#define D0F0xE4_WRAP_8023_LaneEnable_WIDTH 16
#define D0F0xE4_WRAP_8023_LaneEnable_MASK 0xffff
#define D0F0xE4_WRAP_8023_Reserved_31_16_OFFSET 16
#define D0F0xE4_WRAP_8023_Reserved_31_16_WIDTH 16
#define D0F0xE4_WRAP_8023_Reserved_31_16_MASK 0xffff0000
/// D0F0xE4_WRAP_8023
typedef union {
struct { ///<
UINT32 LaneEnable:16; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8023_STRUCT;
// **** D0F0xE4_WRAP_8025 Register Definition ****
// Address
#define D0F0xE4_WRAP_8025_ADDRESS 0x8025
// Type
#define D0F0xE4_WRAP_8025_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_8025_LMTxPhyCmd0_OFFSET 0
#define D0F0xE4_WRAP_8025_LMTxPhyCmd0_WIDTH 3
#define D0F0xE4_WRAP_8025_LMTxPhyCmd0_MASK 0x7
#define D0F0xE4_WRAP_8025_LMRxPhyCmd0_OFFSET 3
#define D0F0xE4_WRAP_8025_LMRxPhyCmd0_WIDTH 2
#define D0F0xE4_WRAP_8025_LMRxPhyCmd0_MASK 0x18
#define D0F0xE4_WRAP_8025_LMLinkSpeed0_OFFSET 5
#define D0F0xE4_WRAP_8025_LMLinkSpeed0_WIDTH 1
#define D0F0xE4_WRAP_8025_LMLinkSpeed0_MASK 0x20
#define D0F0xE4_WRAP_8025_Reserved_7_6_OFFSET 6
#define D0F0xE4_WRAP_8025_Reserved_7_6_WIDTH 2
#define D0F0xE4_WRAP_8025_Reserved_7_6_MASK 0xc0
#define D0F0xE4_WRAP_8025_LMTxPhyCmd1_OFFSET 8
#define D0F0xE4_WRAP_8025_LMTxPhyCmd1_WIDTH 3
#define D0F0xE4_WRAP_8025_LMTxPhyCmd1_MASK 0x700
#define D0F0xE4_WRAP_8025_LMRxPhyCmd1_OFFSET 11
#define D0F0xE4_WRAP_8025_LMRxPhyCmd1_WIDTH 2
#define D0F0xE4_WRAP_8025_LMRxPhyCmd1_MASK 0x1800
#define D0F0xE4_WRAP_8025_LMLinkSpeed1_OFFSET 13
#define D0F0xE4_WRAP_8025_LMLinkSpeed1_WIDTH 1
#define D0F0xE4_WRAP_8025_LMLinkSpeed1_MASK 0x2000
#define D0F0xE4_WRAP_8025_Reserved_15_14_OFFSET 14
#define D0F0xE4_WRAP_8025_Reserved_15_14_WIDTH 2
#define D0F0xE4_WRAP_8025_Reserved_15_14_MASK 0xc000
#define D0F0xE4_WRAP_8025_LMTxPhyCmd2_OFFSET 16
#define D0F0xE4_WRAP_8025_LMTxPhyCmd2_WIDTH 3
#define D0F0xE4_WRAP_8025_LMTxPhyCmd2_MASK 0x70000
#define D0F0xE4_WRAP_8025_LMRxPhyCmd2_OFFSET 19
#define D0F0xE4_WRAP_8025_LMRxPhyCmd2_WIDTH 2
#define D0F0xE4_WRAP_8025_LMRxPhyCmd2_MASK 0x180000
#define D0F0xE4_WRAP_8025_LMLinkSpeed2_OFFSET 21
#define D0F0xE4_WRAP_8025_LMLinkSpeed2_WIDTH 1
#define D0F0xE4_WRAP_8025_LMLinkSpeed2_MASK 0x200000
#define D0F0xE4_WRAP_8025_Reserved_23_22_OFFSET 22
#define D0F0xE4_WRAP_8025_Reserved_23_22_WIDTH 2
#define D0F0xE4_WRAP_8025_Reserved_23_22_MASK 0xc00000
#define D0F0xE4_WRAP_8025_LMTxPhyCmd3_OFFSET 24
#define D0F0xE4_WRAP_8025_LMTxPhyCmd3_WIDTH 3
#define D0F0xE4_WRAP_8025_LMTxPhyCmd3_MASK 0x7000000
#define D0F0xE4_WRAP_8025_LMRxPhyCmd3_OFFSET 27
#define D0F0xE4_WRAP_8025_LMRxPhyCmd3_WIDTH 2
#define D0F0xE4_WRAP_8025_LMRxPhyCmd3_MASK 0x18000000
#define D0F0xE4_WRAP_8025_LMLinkSpeed3_OFFSET 29
#define D0F0xE4_WRAP_8025_LMLinkSpeed3_WIDTH 1
#define D0F0xE4_WRAP_8025_LMLinkSpeed3_MASK 0x20000000
#define D0F0xE4_WRAP_8025_Reserved_31_30_OFFSET 30
#define D0F0xE4_WRAP_8025_Reserved_31_30_WIDTH 2
#define D0F0xE4_WRAP_8025_Reserved_31_30_MASK 0xc0000000
/// D0F0xE4_WRAP_8025
typedef union {
struct { ///<
UINT32 LMTxPhyCmd0:3 ; ///<
UINT32 LMRxPhyCmd0:2 ; ///<
UINT32 LMLinkSpeed0:1 ; ///<
UINT32 Reserved_7_6:2 ; ///<
UINT32 LMTxPhyCmd1:3 ; ///<
UINT32 LMRxPhyCmd1:2 ; ///<
UINT32 LMLinkSpeed1:1 ; ///<
UINT32 Reserved_15_14:2 ; ///<
UINT32 LMTxPhyCmd2:3 ; ///<
UINT32 LMRxPhyCmd2:2 ; ///<
UINT32 LMLinkSpeed2:1 ; ///<
UINT32 Reserved_23_22:2 ; ///<
UINT32 LMTxPhyCmd3:3 ; ///<
UINT32 LMRxPhyCmd3:2 ; ///<
UINT32 LMLinkSpeed3:1 ; ///<
UINT32 Reserved_31_30:2 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8025_STRUCT;
// **** D0F0xE4_WRAP_8031 Register Definition ****
// Address
#define D0F0xE4_WRAP_8031_ADDRESS 0x8031
// Type
#define D0F0xE4_WRAP_8031_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_8031_LnCntBandwidth_OFFSET 0
#define D0F0xE4_WRAP_8031_LnCntBandwidth_WIDTH 10
#define D0F0xE4_WRAP_8031_LnCntBandwidth_MASK 0x3ff
#define D0F0xE4_WRAP_8031_Reserved_15_10_OFFSET 10
#define D0F0xE4_WRAP_8031_Reserved_15_10_WIDTH 6
#define D0F0xE4_WRAP_8031_Reserved_15_10_MASK 0xfc00
#define D0F0xE4_WRAP_8031_LnCntValid_OFFSET 16
#define D0F0xE4_WRAP_8031_LnCntValid_WIDTH 1
#define D0F0xE4_WRAP_8031_LnCntValid_MASK 0x10000
#define D0F0xE4_WRAP_8031_Reserved_31_17_OFFSET 17
#define D0F0xE4_WRAP_8031_Reserved_31_17_WIDTH 15
#define D0F0xE4_WRAP_8031_Reserved_31_17_MASK 0xfffe0000
/// D0F0xE4_WRAP_8031
typedef union {
struct { ///<
UINT32 LnCntBandwidth:10; ///<
UINT32 Reserved_15_10:6 ; ///<
UINT32 LnCntValid:1 ; ///<
UINT32 Reserved_31_17:15; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8031_STRUCT;
/// D0F0xE4_WRAP_8040
typedef union {
struct { ///<
UINT32 OwnPhyA:1 ; ///<
UINT32 OwnPhyB:1 ; ///<
UINT32 OwnPhyC:1 ; ///<
UINT32 OwnPhyD:1 ; ///<
UINT32 Reserved_7_4:4 ; ///<
UINT32 DigaPwrdnValue:3 ; ///<
UINT32 Reserved_11_11:1 ; ///<
UINT32 DigbPwrdnValue:3 ; ///<
UINT32 Reserved_15_15:1 ; ///<
UINT32 CntPhyA:1 ; ///<
UINT32 CntPhyB:1 ; ///<
UINT32 CntPhyC:1 ; ///<
UINT32 CntPhyD:1 ; ///<
UINT32 CntDigA:1 ; ///<
UINT32 CntDigB:1 ; ///<
UINT32 ChangeLnSpd:1 ; ///<
UINT32 Reserved_31_23:9 ; ///<
} Field; ///<
UINT32 Value; ///<
} ex502_STRUCT;
// **** D0F0xE4_WRAP_8060 Register Definition ****
// Address
#define D0F0xE4_WRAP_8060_ADDRESS 0x8060
// Type
#define D0F0xE4_WRAP_8060_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_8060_Reconfigure_OFFSET 0
#define D0F0xE4_WRAP_8060_Reconfigure_WIDTH 1
#define D0F0xE4_WRAP_8060_Reconfigure_MASK 0x1
#define D0F0xE4_WRAP_8060_Reserved_1_1_OFFSET 1
#define D0F0xE4_WRAP_8060_Reserved_1_1_WIDTH 1
#define D0F0xE4_WRAP_8060_Reserved_1_1_MASK 0x2
#define D0F0xE4_WRAP_8060_ResetComplete_OFFSET 2
#define D0F0xE4_WRAP_8060_ResetComplete_WIDTH 1
#define D0F0xE4_WRAP_8060_ResetComplete_MASK 0x4
#define D0F0xE4_WRAP_8060_Reserved_15_3_OFFSET 3
#define D0F0xE4_WRAP_8060_Reserved_15_3_WIDTH 13
#define D0F0xE4_WRAP_8060_Reserved_15_3_MASK 0xfff8
#define D0F0xE4_WRAP_8060_Reserved_31_18_OFFSET 18
#define D0F0xE4_WRAP_8060_Reserved_31_18_WIDTH 14
#define D0F0xE4_WRAP_8060_Reserved_31_18_MASK 0xfffc0000
/// D0F0xE4_WRAP_8060
typedef union {
struct { ///<
UINT32 Reconfigure:1 ; ///<
UINT32 Reserved_1_1:1 ; ///<
UINT32 ResetComplete:1 ; ///<
UINT32 Reserved_15_3:13; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 Reserved_31_18:14; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8060_STRUCT;
// **** D0F0xE4_WRAP_8062 Register Definition ****
// Address
#define D0F0xE4_WRAP_8062_ADDRESS 0x8062
// Type
#define D0F0xE4_WRAP_8062_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_8062_ReconfigureEn_OFFSET 0
#define D0F0xE4_WRAP_8062_ReconfigureEn_WIDTH 1
#define D0F0xE4_WRAP_8062_ReconfigureEn_MASK 0x1
#define D0F0xE4_WRAP_8062_Reserved_1_1_OFFSET 1
#define D0F0xE4_WRAP_8062_Reserved_1_1_WIDTH 1
#define D0F0xE4_WRAP_8062_Reserved_1_1_MASK 0x2
#define D0F0xE4_WRAP_8062_ResetPeriod_OFFSET 2
#define D0F0xE4_WRAP_8062_ResetPeriod_WIDTH 3
#define D0F0xE4_WRAP_8062_ResetPeriod_MASK 0x1c
#define D0F0xE4_WRAP_8062_Reserved_9_5_OFFSET 5
#define D0F0xE4_WRAP_8062_Reserved_9_5_WIDTH 5
#define D0F0xE4_WRAP_8062_Reserved_9_5_MASK 0x3e0
#define D0F0xE4_WRAP_8062_BlockOnIdle_OFFSET 10
#define D0F0xE4_WRAP_8062_BlockOnIdle_WIDTH 1
#define D0F0xE4_WRAP_8062_BlockOnIdle_MASK 0x400
#define D0F0xE4_WRAP_8062_ConfigXferMode_OFFSET 11
#define D0F0xE4_WRAP_8062_ConfigXferMode_WIDTH 1
#define D0F0xE4_WRAP_8062_ConfigXferMode_MASK 0x800
#define D0F0xE4_WRAP_8062_Reserved_31_12_OFFSET 12
#define D0F0xE4_WRAP_8062_Reserved_31_12_WIDTH 20
#define D0F0xE4_WRAP_8062_Reserved_31_12_MASK 0xfffff000
/// D0F0xE4_WRAP_8062
typedef union {
struct { ///<
UINT32 ReconfigureEn:1 ; ///<
UINT32 Reserved_1_1:1 ; ///<
UINT32 ResetPeriod:3 ; ///<
UINT32 Reserved_9_5:5 ; ///<
UINT32 BlockOnIdle:1 ; ///<
UINT32 ConfigXferMode:1 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8062_STRUCT;
// **** D0F0xE4_WRAP_80F0 Register Definition ****
// Address
#define D0F0xE4_WRAP_80F0_ADDRESS 0x80f0
// Type
#define D0F0xE4_WRAP_80F0_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_80F0_MicroSeconds_OFFSET 0
#define D0F0xE4_WRAP_80F0_MicroSeconds_WIDTH 32
#define D0F0xE4_WRAP_80F0_MicroSeconds_MASK 0xffffffff
/// D0F0xE4_WRAP_80F0
typedef union {
struct { ///<
UINT32 MicroSeconds:32; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_80F0_STRUCT;
// **** D0F0xE4_WRAP_80F1 Register Definition ****
// Address
#define D0F0xE4_WRAP_80F1_ADDRESS 0x80f1
// Type
#define D0F0xE4_WRAP_80F1_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_80F1_ClockRate_OFFSET 0
#define D0F0xE4_WRAP_80F1_ClockRate_WIDTH 8
#define D0F0xE4_WRAP_80F1_ClockRate_MASK 0xff
#define D0F0xE4_WRAP_80F1_Reserved_31_8_OFFSET 8
#define D0F0xE4_WRAP_80F1_Reserved_31_8_WIDTH 24
#define D0F0xE4_WRAP_80F1_Reserved_31_8_MASK 0xffffff00
/// D0F0xE4_WRAP_80F1
typedef union {
struct { ///<
UINT32 ClockRate:8 ; ///<
UINT32 Reserved_31_8:24; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_80F1_STRUCT;
// **** D0F0xE4_PIF_0010 Register Definition ****
// Address
#define D0F0xE4_PIF_0010_ADDRESS 0x10
// Type
#define D0F0xE4_PIF_0010_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PIF_0010_Reserved_3_0_OFFSET 0
#define D0F0xE4_PIF_0010_Reserved_3_0_WIDTH 4
#define D0F0xE4_PIF_0010_Reserved_3_0_MASK 0xf
#define D0F0xE4_PIF_0010_EiDetCycleMode_OFFSET 4
#define D0F0xE4_PIF_0010_EiDetCycleMode_WIDTH 1
#define D0F0xE4_PIF_0010_EiDetCycleMode_MASK 0x10
#define D0F0xE4_PIF_0010_Reserved_5_5_OFFSET 5
#define D0F0xE4_PIF_0010_Reserved_5_5_WIDTH 1
#define D0F0xE4_PIF_0010_Reserved_5_5_MASK 0x20
#define D0F0xE4_PIF_0010_RxDetectFifoResetMode_OFFSET 6
#define D0F0xE4_PIF_0010_RxDetectFifoResetMode_WIDTH 1
#define D0F0xE4_PIF_0010_RxDetectFifoResetMode_MASK 0x40
#define D0F0xE4_PIF_0010_RxDetectTxPwrMode_OFFSET 7
#define D0F0xE4_PIF_0010_RxDetectTxPwrMode_WIDTH 1
#define D0F0xE4_PIF_0010_RxDetectTxPwrMode_MASK 0x80
#define D0F0xE4_PIF_0010_Reserved_16_8_OFFSET 8
#define D0F0xE4_PIF_0010_Reserved_16_8_WIDTH 9
#define D0F0xE4_PIF_0010_Reserved_16_8_MASK 0x1ff00
#define D0F0xE4_PIF_0010_Ls2ExitTime_OFFSET 17
#define D0F0xE4_PIF_0010_Ls2ExitTime_WIDTH 3
#define D0F0xE4_PIF_0010_Ls2ExitTime_MASK 0xe0000
#define D0F0xE4_PIF_0010_Reserved_31_23_OFFSET 23
#define D0F0xE4_PIF_0010_Reserved_31_23_WIDTH 9
#define D0F0xE4_PIF_0010_Reserved_31_23_MASK 0xff800000
/// D0F0xE4_PIF_0010
typedef union {
struct { ///<
UINT32 Reserved_3_0:4 ; ///<
UINT32 EiDetCycleMode:1 ; ///<
UINT32 Reserved_5_5:1 ; ///<
UINT32 RxDetectFifoResetMode:1 ; ///<
UINT32 RxDetectTxPwrMode:1 ; ///<
UINT32 Reserved_16_8:9 ; ///<
UINT32 Ls2ExitTime:3 ; ///<
UINT32 :3 ; ///<
UINT32 Reserved_31_23:9 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PIF_0010_STRUCT;
// **** D0F0xE4_PIF_0011 Register Definition ****
// Address
#define D0F0xE4_PIF_0011_ADDRESS 0x11
// Type
#define D0F0xE4_PIF_0011_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PIF_0011_X2Lane10_OFFSET 0
#define D0F0xE4_PIF_0011_X2Lane10_WIDTH 1
#define D0F0xE4_PIF_0011_X2Lane10_MASK 0x1
#define D0F0xE4_PIF_0011_X2Lane32_OFFSET 1
#define D0F0xE4_PIF_0011_X2Lane32_WIDTH 1
#define D0F0xE4_PIF_0011_X2Lane32_MASK 0x2
#define D0F0xE4_PIF_0011_X2Lane54_OFFSET 2
#define D0F0xE4_PIF_0011_X2Lane54_WIDTH 1
#define D0F0xE4_PIF_0011_X2Lane54_MASK 0x4
#define D0F0xE4_PIF_0011_X2Lane76_OFFSET 3
#define D0F0xE4_PIF_0011_X2Lane76_WIDTH 1
#define D0F0xE4_PIF_0011_X2Lane76_MASK 0x8
#define D0F0xE4_PIF_0011_Reserved_7_4_OFFSET 4
#define D0F0xE4_PIF_0011_Reserved_7_4_WIDTH 4
#define D0F0xE4_PIF_0011_Reserved_7_4_MASK 0xf0
#define D0F0xE4_PIF_0011_X4Lane30_OFFSET 8
#define D0F0xE4_PIF_0011_X4Lane30_WIDTH 1
#define D0F0xE4_PIF_0011_X4Lane30_MASK 0x100
#define D0F0xE4_PIF_0011_X4Lane74_OFFSET 9
#define D0F0xE4_PIF_0011_X4Lane74_WIDTH 1
#define D0F0xE4_PIF_0011_X4Lane74_MASK 0x200
#define D0F0xE4_PIF_0011_Reserved_11_10_OFFSET 10
#define D0F0xE4_PIF_0011_Reserved_11_10_WIDTH 2
#define D0F0xE4_PIF_0011_Reserved_11_10_MASK 0xc00
#define D0F0xE4_PIF_0011_X4Lane52_OFFSET 12
#define D0F0xE4_PIF_0011_X4Lane52_WIDTH 1
#define D0F0xE4_PIF_0011_X4Lane52_MASK 0x1000
#define D0F0xE4_PIF_0011_Reserved_15_13_OFFSET 13
#define D0F0xE4_PIF_0011_Reserved_15_13_WIDTH 3
#define D0F0xE4_PIF_0011_Reserved_15_13_MASK 0xe000
#define D0F0xE4_PIF_0011_X8Lane70_OFFSET 16
#define D0F0xE4_PIF_0011_X8Lane70_WIDTH 1
#define D0F0xE4_PIF_0011_X8Lane70_MASK 0x10000
#define D0F0xE4_PIF_0011_Reserved_24_17_OFFSET 17
#define D0F0xE4_PIF_0011_Reserved_24_17_WIDTH 8
#define D0F0xE4_PIF_0011_Reserved_24_17_MASK 0x1fe0000
#define D0F0xE4_PIF_0011_MultiPif_OFFSET 25
#define D0F0xE4_PIF_0011_MultiPif_WIDTH 1
#define D0F0xE4_PIF_0011_MultiPif_MASK 0x2000000
#define D0F0xE4_PIF_0011_Reserved_31_26_OFFSET 26
#define D0F0xE4_PIF_0011_Reserved_31_26_WIDTH 6
#define D0F0xE4_PIF_0011_Reserved_31_26_MASK 0xfc000000
/// D0F0xE4_PIF_0011
typedef union {
struct { ///<
UINT32 X2Lane10:1 ; ///<
UINT32 X2Lane32:1 ; ///<
UINT32 X2Lane54:1 ; ///<
UINT32 X2Lane76:1 ; ///<
UINT32 Reserved_7_4:4 ; ///<
UINT32 X4Lane30:1 ; ///<
UINT32 X4Lane74:1 ; ///<
UINT32 Reserved_11_10:2 ; ///<
UINT32 X4Lane52:1 ; ///<
UINT32 Reserved_15_13:3 ; ///<
UINT32 X8Lane70:1 ; ///<
UINT32 Reserved_24_17:8 ; ///<
UINT32 MultiPif:1 ; ///<
UINT32 Reserved_31_26:6 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PIF_0011_STRUCT;
// **** D0F0xE4_PIF_0012 Register Definition ****
// Address
#define D0F0xE4_PIF_0012_ADDRESS 0x12
// Type
#define D0F0xE4_PIF_0012_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PIF_0012_TxPowerStateInTxs2_OFFSET 0
#define D0F0xE4_PIF_0012_TxPowerStateInTxs2_WIDTH 3
#define D0F0xE4_PIF_0012_TxPowerStateInTxs2_MASK 0x7
#define D0F0xE4_PIF_0012_ForceRxEnInL0s_OFFSET 3
#define D0F0xE4_PIF_0012_ForceRxEnInL0s_WIDTH 1
#define D0F0xE4_PIF_0012_ForceRxEnInL0s_MASK 0x8
#define D0F0xE4_PIF_0012_RxPowerStateInRxs2_OFFSET 4
#define D0F0xE4_PIF_0012_RxPowerStateInRxs2_WIDTH 3
#define D0F0xE4_PIF_0012_RxPowerStateInRxs2_MASK 0x70
#define D0F0xE4_PIF_0012_PllPowerStateInTxs2_OFFSET 7
#define D0F0xE4_PIF_0012_PllPowerStateInTxs2_WIDTH 3
#define D0F0xE4_PIF_0012_PllPowerStateInTxs2_MASK 0x380
#define D0F0xE4_PIF_0012_PllPowerStateInOff_OFFSET 10
#define D0F0xE4_PIF_0012_PllPowerStateInOff_WIDTH 3
#define D0F0xE4_PIF_0012_PllPowerStateInOff_MASK 0x1c00
#define D0F0xE4_PIF_0012_Reserved_15_13_OFFSET 13
#define D0F0xE4_PIF_0012_Reserved_15_13_WIDTH 3
#define D0F0xE4_PIF_0012_Reserved_15_13_MASK 0xe000
#define D0F0xE4_PIF_0012_Tx2p5clkClockGatingEn_OFFSET 16
#define D0F0xE4_PIF_0012_Tx2p5clkClockGatingEn_WIDTH 1
#define D0F0xE4_PIF_0012_Tx2p5clkClockGatingEn_MASK 0x10000
#define D0F0xE4_PIF_0012_Reserved_23_17_OFFSET 17
#define D0F0xE4_PIF_0012_Reserved_23_17_WIDTH 7
#define D0F0xE4_PIF_0012_Reserved_23_17_MASK 0xfe0000
#define D0F0xE4_PIF_0012_PllRampUpTime_OFFSET 24
#define D0F0xE4_PIF_0012_PllRampUpTime_WIDTH 3
#define D0F0xE4_PIF_0012_PllRampUpTime_MASK 0x7000000
#define D0F0xE4_PIF_0012_Reserved_27_27_OFFSET 27
#define D0F0xE4_PIF_0012_Reserved_27_27_WIDTH 1
#define D0F0xE4_PIF_0012_Reserved_27_27_MASK 0x8000000
#define D0F0xE4_PIF_0012_PllPwrOverrideEn_OFFSET 28
#define D0F0xE4_PIF_0012_PllPwrOverrideEn_WIDTH 1
#define D0F0xE4_PIF_0012_PllPwrOverrideEn_MASK 0x10000000
#define D0F0xE4_PIF_0012_PllPwrOverrideVal_OFFSET 29
#define D0F0xE4_PIF_0012_PllPwrOverrideVal_WIDTH 3
#define D0F0xE4_PIF_0012_PllPwrOverrideVal_MASK 0xe0000000
/// D0F0xE4_PIF_0012
typedef union {
struct { ///<
UINT32 TxPowerStateInTxs2:3 ; ///<
UINT32 ForceRxEnInL0s:1 ; ///<
UINT32 RxPowerStateInRxs2:3 ; ///<
UINT32 PllPowerStateInTxs2:3 ; ///<
UINT32 PllPowerStateInOff:3 ; ///<
UINT32 Reserved_15_13:3 ; ///<
UINT32 Tx2p5clkClockGatingEn:1 ; ///<
UINT32 Reserved_23_17:7 ; ///<
UINT32 PllRampUpTime:3 ; ///<
UINT32 Reserved_27_27:1 ; ///<
UINT32 PllPwrOverrideEn:1 ; ///<
UINT32 PllPwrOverrideVal:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PIF_0012_STRUCT;
// **** D0F0xE4_PIF_0013 Register Definition ****
// Address
#define D0F0xE4_PIF_0013_ADDRESS 0x13
// Type
#define D0F0xE4_PIF_0013_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PIF_0013_TxPowerStateInTxs2_OFFSET 0
#define D0F0xE4_PIF_0013_TxPowerStateInTxs2_WIDTH 3
#define D0F0xE4_PIF_0013_TxPowerStateInTxs2_MASK 0x7
#define D0F0xE4_PIF_0013_ForceRxEnInL0s_OFFSET 3
#define D0F0xE4_PIF_0013_ForceRxEnInL0s_WIDTH 1
#define D0F0xE4_PIF_0013_ForceRxEnInL0s_MASK 0x8
#define D0F0xE4_PIF_0013_RxPowerStateInRxs2_OFFSET 4
#define D0F0xE4_PIF_0013_RxPowerStateInRxs2_WIDTH 3
#define D0F0xE4_PIF_0013_RxPowerStateInRxs2_MASK 0x70
#define D0F0xE4_PIF_0013_PllPowerStateInTxs2_OFFSET 7
#define D0F0xE4_PIF_0013_PllPowerStateInTxs2_WIDTH 3
#define D0F0xE4_PIF_0013_PllPowerStateInTxs2_MASK 0x380
#define D0F0xE4_PIF_0013_PllPowerStateInOff_OFFSET 10
#define D0F0xE4_PIF_0013_PllPowerStateInOff_WIDTH 3
#define D0F0xE4_PIF_0013_PllPowerStateInOff_MASK 0x1c00
#define D0F0xE4_PIF_0013_Reserved_15_13_OFFSET 13
#define D0F0xE4_PIF_0013_Reserved_15_13_WIDTH 3
#define D0F0xE4_PIF_0013_Reserved_15_13_MASK 0xe000
#define D0F0xE4_PIF_0013_Tx2p5clkClockGatingEn_OFFSET 16
#define D0F0xE4_PIF_0013_Tx2p5clkClockGatingEn_WIDTH 1
#define D0F0xE4_PIF_0013_Tx2p5clkClockGatingEn_MASK 0x10000
#define D0F0xE4_PIF_0013_Reserved_23_17_OFFSET 17
#define D0F0xE4_PIF_0013_Reserved_23_17_WIDTH 7
#define D0F0xE4_PIF_0013_Reserved_23_17_MASK 0xfe0000
#define D0F0xE4_PIF_0013_PllRampUpTime_OFFSET 24
#define D0F0xE4_PIF_0013_PllRampUpTime_WIDTH 3
#define D0F0xE4_PIF_0013_PllRampUpTime_MASK 0x7000000
#define D0F0xE4_PIF_0013_Reserved_27_27_OFFSET 27
#define D0F0xE4_PIF_0013_Reserved_27_27_WIDTH 1
#define D0F0xE4_PIF_0013_Reserved_27_27_MASK 0x8000000
#define D0F0xE4_PIF_0013_PllPwrOverrideEn_OFFSET 28
#define D0F0xE4_PIF_0013_PllPwrOverrideEn_WIDTH 1
#define D0F0xE4_PIF_0013_PllPwrOverrideEn_MASK 0x10000000
#define D0F0xE4_PIF_0013_PllPwrOverrideVal_OFFSET 29
#define D0F0xE4_PIF_0013_PllPwrOverrideVal_WIDTH 3
#define D0F0xE4_PIF_0013_PllPwrOverrideVal_MASK 0xe0000000
/// D0F0xE4_PIF_0013
typedef union {
struct { ///<
UINT32 TxPowerStateInTxs2:3 ; ///<
UINT32 ForceRxEnInL0s:1 ; ///<
UINT32 RxPowerStateInRxs2:3 ; ///<
UINT32 PllPowerStateInTxs2:3 ; ///<
UINT32 PllPowerStateInOff:3 ; ///<
UINT32 Reserved_15_13:3 ; ///<
UINT32 Tx2p5clkClockGatingEn:1 ; ///<
UINT32 Reserved_23_17:7 ; ///<
UINT32 PllRampUpTime:3 ; ///<
UINT32 Reserved_27_27:1 ; ///<
UINT32 PllPwrOverrideEn:1 ; ///<
UINT32 PllPwrOverrideVal:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PIF_0013_STRUCT;
// **** D0F0xE4_PIF_0015 Register Definition ****
// Address
#define D0F0xE4_PIF_0015_ADDRESS 0x15
// Type
#define D0F0xE4_PIF_0015_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PIF_0015_TxPhyStatus00_OFFSET 0
#define D0F0xE4_PIF_0015_TxPhyStatus00_WIDTH 1
#define D0F0xE4_PIF_0015_TxPhyStatus00_MASK 0x1
#define D0F0xE4_PIF_0015_TxPhyStatus01_OFFSET 1
#define D0F0xE4_PIF_0015_TxPhyStatus01_WIDTH 1
#define D0F0xE4_PIF_0015_TxPhyStatus01_MASK 0x2
#define D0F0xE4_PIF_0015_TxPhyStatus02_OFFSET 2
#define D0F0xE4_PIF_0015_TxPhyStatus02_WIDTH 1
#define D0F0xE4_PIF_0015_TxPhyStatus02_MASK 0x4
#define D0F0xE4_PIF_0015_TxPhyStatus03_OFFSET 3
#define D0F0xE4_PIF_0015_TxPhyStatus03_WIDTH 1
#define D0F0xE4_PIF_0015_TxPhyStatus03_MASK 0x8
#define D0F0xE4_PIF_0015_TxPhyStatus04_OFFSET 4
#define D0F0xE4_PIF_0015_TxPhyStatus04_WIDTH 1
#define D0F0xE4_PIF_0015_TxPhyStatus04_MASK 0x10
#define D0F0xE4_PIF_0015_TxPhyStatus05_OFFSET 5
#define D0F0xE4_PIF_0015_TxPhyStatus05_WIDTH 1
#define D0F0xE4_PIF_0015_TxPhyStatus05_MASK 0x20
#define D0F0xE4_PIF_0015_TxPhyStatus06_OFFSET 6
#define D0F0xE4_PIF_0015_TxPhyStatus06_WIDTH 1
#define D0F0xE4_PIF_0015_TxPhyStatus06_MASK 0x40
#define D0F0xE4_PIF_0015_TxPhyStatus07_OFFSET 7
#define D0F0xE4_PIF_0015_TxPhyStatus07_WIDTH 1
#define D0F0xE4_PIF_0015_TxPhyStatus07_MASK 0x80
#define D0F0xE4_PIF_0015_Reserved_31_8_OFFSET 8
#define D0F0xE4_PIF_0015_Reserved_31_8_WIDTH 24
#define D0F0xE4_PIF_0015_Reserved_31_8_MASK 0xffffff00
/// D0F0xE4_PIF_0015
typedef union {
struct { ///<
UINT32 TxPhyStatus00:1 ; ///<
UINT32 TxPhyStatus01:1 ; ///<
UINT32 TxPhyStatus02:1 ; ///<
UINT32 TxPhyStatus03:1 ; ///<
UINT32 TxPhyStatus04:1 ; ///<
UINT32 TxPhyStatus05:1 ; ///<
UINT32 TxPhyStatus06:1 ; ///<
UINT32 TxPhyStatus07:1 ; ///<
UINT32 Reserved_31_8:24; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PIF_0015_STRUCT;
// **** D0F0xE4_CORE_0002 Register Definition ****
// Address
#define D0F0xE4_CORE_0002_ADDRESS 0x2
// Type
#define D0F0xE4_CORE_0002_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_CORE_0002_HwDebug_0__OFFSET 0
#define D0F0xE4_CORE_0002_HwDebug_0__WIDTH 1
#define D0F0xE4_CORE_0002_HwDebug_0__MASK 0x1
#define D0F0xE4_CORE_0002_Reserved_31_1_OFFSET 1
#define D0F0xE4_CORE_0002_Reserved_31_1_WIDTH 31
#define D0F0xE4_CORE_0002_Reserved_31_1_MASK 0xfffffffe
/// D0F0xE4_CORE_0002
typedef union {
struct { ///<
UINT32 HwDebug_0_:1 ; ///<
UINT32 Reserved_31_1:31; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_CORE_0002_STRUCT;
// **** D0F0xE4_CORE_001C Register Definition ****
// Address
#define D0F0xE4_CORE_001C_ADDRESS 0x1c
// Type
#define D0F0xE4_CORE_001C_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_CORE_001C_TxArbRoundRobinEn_OFFSET 0
#define D0F0xE4_CORE_001C_TxArbRoundRobinEn_WIDTH 1
#define D0F0xE4_CORE_001C_TxArbRoundRobinEn_MASK 0x1
#define D0F0xE4_CORE_001C_TxArbSlvLimit_OFFSET 1
#define D0F0xE4_CORE_001C_TxArbSlvLimit_WIDTH 5
#define D0F0xE4_CORE_001C_TxArbSlvLimit_MASK 0x3e
#define D0F0xE4_CORE_001C_TxArbMstLimit_OFFSET 6
#define D0F0xE4_CORE_001C_TxArbMstLimit_WIDTH 5
#define D0F0xE4_CORE_001C_TxArbMstLimit_MASK 0x7c0
#define D0F0xE4_CORE_001C_Reserved_31_11_OFFSET 11
#define D0F0xE4_CORE_001C_Reserved_31_11_WIDTH 21
#define D0F0xE4_CORE_001C_Reserved_31_11_MASK 0xfffff800
/// D0F0xE4_CORE_001C
typedef union {
struct { ///<
UINT32 TxArbRoundRobinEn:1 ; ///<
UINT32 TxArbSlvLimit:5 ; ///<
UINT32 TxArbMstLimit:5 ; ///<
UINT32 Reserved_31_11:21; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_CORE_001C_STRUCT;
// **** D0F0xE4_CORE_0040 Register Definition ****
// Address
#define D0F0xE4_CORE_0040_ADDRESS 0x40
// Type
#define D0F0xE4_CORE_0040_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_CORE_0040_Reserved_13_0_OFFSET 0
#define D0F0xE4_CORE_0040_Reserved_13_0_WIDTH 14
#define D0F0xE4_CORE_0040_Reserved_13_0_MASK 0x3fff
#define D0F0xE4_CORE_0040_PElecIdleMode_OFFSET 14
#define D0F0xE4_CORE_0040_PElecIdleMode_WIDTH 2
#define D0F0xE4_CORE_0040_PElecIdleMode_MASK 0xc000
#define D0F0xE4_CORE_0040_Reserved_31_16_OFFSET 16
#define D0F0xE4_CORE_0040_Reserved_31_16_WIDTH 16
#define D0F0xE4_CORE_0040_Reserved_31_16_MASK 0xffff0000
/// D0F0xE4_CORE_0040
typedef union {
struct { ///<
UINT32 Reserved_13_0:14; ///<
UINT32 PElecIdleMode:2 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_CORE_0040_STRUCT;
// **** D0F0xE4_CORE_00B0 Register Definition ****
// Address
#define D0F0xE4_CORE_00B0_ADDRESS 0xb0
// Type
#define D0F0xE4_CORE_00B0_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_CORE_00B0_Reserved_1_0_OFFSET 0
#define D0F0xE4_CORE_00B0_Reserved_1_0_WIDTH 2
#define D0F0xE4_CORE_00B0_Reserved_1_0_MASK 0x3
#define D0F0xE4_CORE_00B0_StrapF0MsiEn_OFFSET 2
#define D0F0xE4_CORE_00B0_StrapF0MsiEn_WIDTH 1
#define D0F0xE4_CORE_00B0_StrapF0MsiEn_MASK 0x4
#define D0F0xE4_CORE_00B0_Reserved_4_3_OFFSET 3
#define D0F0xE4_CORE_00B0_Reserved_4_3_WIDTH 2
#define D0F0xE4_CORE_00B0_Reserved_4_3_MASK 0x18
#define D0F0xE4_CORE_00B0_StrapF0AerEn_OFFSET 5
#define D0F0xE4_CORE_00B0_StrapF0AerEn_WIDTH 1
#define D0F0xE4_CORE_00B0_StrapF0AerEn_MASK 0x20
#define D0F0xE4_CORE_00B0_Reserved_31_6_OFFSET 6
#define D0F0xE4_CORE_00B0_Reserved_31_6_WIDTH 26
#define D0F0xE4_CORE_00B0_Reserved_31_6_MASK 0xffffffc0
/// D0F0xE4_CORE_00B0
typedef union {
struct { ///<
UINT32 Reserved_1_0:2 ; ///<
UINT32 StrapF0MsiEn:1 ; ///<
UINT32 Reserved_4_3:2 ; ///<
UINT32 StrapF0AerEn:1 ; ///<
UINT32 Reserved_31_6:26; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_CORE_00B0_STRUCT;
// **** D0F0xE4_CORE_00C1 Register Definition ****
// Address
#define D0F0xE4_CORE_00C1_ADDRESS 0xc1
// Type
#define D0F0xE4_CORE_00C1_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_CORE_00C1_StrapLinkBwNotificationCapEn_OFFSET 0
#define D0F0xE4_CORE_00C1_StrapLinkBwNotificationCapEn_WIDTH 1
#define D0F0xE4_CORE_00C1_StrapLinkBwNotificationCapEn_MASK 0x1
#define D0F0xE4_CORE_00C1_StrapGen2Compliance_OFFSET 1
#define D0F0xE4_CORE_00C1_StrapGen2Compliance_WIDTH 1
#define D0F0xE4_CORE_00C1_StrapGen2Compliance_MASK 0x2
#define D0F0xE4_CORE_00C1_Reserved_31_2_OFFSET 2
#define D0F0xE4_CORE_00C1_Reserved_31_2_WIDTH 30
#define D0F0xE4_CORE_00C1_Reserved_31_2_MASK 0xfffffffc
/// D0F0xE4_CORE_00C1
typedef union {
struct { ///<
UINT32 StrapLinkBwNotificationCapEn:1 ; ///<
UINT32 StrapGen2Compliance:1 ; ///<
UINT32 Reserved_31_2:30; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_CORE_00C1_STRUCT;
// **** D0F0xE4_PHY_0009 Register Definition ****
// Address
#define D0F0xE4_PHY_0009_ADDRESS 0x9
// Type
#define D0F0xE4_PHY_0009_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_0009_Reserved_23_0_OFFSET 0
#define D0F0xE4_PHY_0009_Reserved_23_0_WIDTH 24
#define D0F0xE4_PHY_0009_Reserved_23_0_MASK 0xffffff
#define D0F0xE4_PHY_0009_ClkOff_OFFSET 24
#define D0F0xE4_PHY_0009_ClkOff_WIDTH 1
#define D0F0xE4_PHY_0009_ClkOff_MASK 0x1000000
#define D0F0xE4_PHY_0009_DisplayStream_OFFSET 25
#define D0F0xE4_PHY_0009_DisplayStream_WIDTH 1
#define D0F0xE4_PHY_0009_DisplayStream_MASK 0x2000000
#define D0F0xE4_PHY_0009_Reserved_27_26_OFFSET 26
#define D0F0xE4_PHY_0009_Reserved_27_26_WIDTH 2
#define D0F0xE4_PHY_0009_Reserved_27_26_MASK 0xc000000
#define D0F0xE4_PHY_0009_CascadedPllSel_OFFSET 28
#define D0F0xE4_PHY_0009_CascadedPllSel_WIDTH 1
#define D0F0xE4_PHY_0009_CascadedPllSel_MASK 0x10000000
#define D0F0xE4_PHY_0009_Reserved_30_29_OFFSET 29
#define D0F0xE4_PHY_0009_Reserved_30_29_WIDTH 2
#define D0F0xE4_PHY_0009_Reserved_30_29_MASK 0x60000000
#define D0F0xE4_PHY_0009_PCIePllSel_OFFSET 31
#define D0F0xE4_PHY_0009_PCIePllSel_WIDTH 1
#define D0F0xE4_PHY_0009_PCIePllSel_MASK 0x80000000
/// D0F0xE4_PHY_0009
typedef union {
struct { ///<
UINT32 Reserved_23_0:24; ///<
UINT32 ClkOff:1 ; ///<
UINT32 DisplayStream:1 ; ///<
UINT32 Reserved_27_26:2 ; ///<
UINT32 CascadedPllSel:1 ; ///<
UINT32 Reserved_30_29:2 ; ///<
UINT32 PCIePllSel:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_0009_STRUCT;
// **** D0F0xE4_PHY_000A Register Definition ****
// Address
#define D0F0xE4_PHY_000A_ADDRESS 0xa
// Type
#define D0F0xE4_PHY_000A_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_000A_Reserved_23_0_OFFSET 0
#define D0F0xE4_PHY_000A_Reserved_23_0_WIDTH 24
#define D0F0xE4_PHY_000A_Reserved_23_0_MASK 0xffffff
#define D0F0xE4_PHY_000A_ClkOff_OFFSET 24
#define D0F0xE4_PHY_000A_ClkOff_WIDTH 1
#define D0F0xE4_PHY_000A_ClkOff_MASK 0x1000000
#define D0F0xE4_PHY_000A_DisplayStream_OFFSET 25
#define D0F0xE4_PHY_000A_DisplayStream_WIDTH 1
#define D0F0xE4_PHY_000A_DisplayStream_MASK 0x2000000
#define D0F0xE4_PHY_000A_Reserved_27_26_OFFSET 26
#define D0F0xE4_PHY_000A_Reserved_27_26_WIDTH 2
#define D0F0xE4_PHY_000A_Reserved_27_26_MASK 0xc000000
#define D0F0xE4_PHY_000A_CascadedPllSel_OFFSET 28
#define D0F0xE4_PHY_000A_CascadedPllSel_WIDTH 1
#define D0F0xE4_PHY_000A_CascadedPllSel_MASK 0x10000000
#define D0F0xE4_PHY_000A_Reserved_30_29_OFFSET 29
#define D0F0xE4_PHY_000A_Reserved_30_29_WIDTH 2
#define D0F0xE4_PHY_000A_Reserved_30_29_MASK 0x60000000
#define D0F0xE4_PHY_000A_PCIePllSel_OFFSET 31
#define D0F0xE4_PHY_000A_PCIePllSel_WIDTH 1
#define D0F0xE4_PHY_000A_PCIePllSel_MASK 0x80000000
/// D0F0xE4_PHY_000A
typedef union {
struct { ///<
UINT32 Reserved_23_0:24; ///<
UINT32 ClkOff:1 ; ///<
UINT32 DisplayStream:1 ; ///<
UINT32 Reserved_27_26:2 ; ///<
UINT32 CascadedPllSel:1 ; ///<
UINT32 Reserved_30_29:2 ; ///<
UINT32 PCIePllSel:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_000A_STRUCT;
// **** D0F0xE4_PHY_000B Register Definition ****
// Address
#define D0F0xE4_PHY_000B_ADDRESS 0xb
// Type
#define D0F0xE4_PHY_000B_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_000B_TxPwrSbiEn_OFFSET 0
#define D0F0xE4_PHY_000B_TxPwrSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_TxPwrSbiEn_MASK 0x1
#define D0F0xE4_PHY_000B_RxPwrSbiEn_OFFSET 1
#define D0F0xE4_PHY_000B_RxPwrSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_RxPwrSbiEn_MASK 0x2
#define D0F0xE4_PHY_000B_PcieModeSbiEn_OFFSET 2
#define D0F0xE4_PHY_000B_PcieModeSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_PcieModeSbiEn_MASK 0x4
#define D0F0xE4_PHY_000B_FreqDivSbiEn_OFFSET 3
#define D0F0xE4_PHY_000B_FreqDivSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_FreqDivSbiEn_MASK 0x8
#define D0F0xE4_PHY_000B_DllLockSbiEn_OFFSET 4
#define D0F0xE4_PHY_000B_DllLockSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_DllLockSbiEn_MASK 0x10
#define D0F0xE4_PHY_000B_OffsetCancelSbiEn_OFFSET 5
#define D0F0xE4_PHY_000B_OffsetCancelSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_OffsetCancelSbiEn_MASK 0x20
#define D0F0xE4_PHY_000B_SkipBitSbiEn_OFFSET 6
#define D0F0xE4_PHY_000B_SkipBitSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_SkipBitSbiEn_MASK 0x40
#define D0F0xE4_PHY_000B_IncoherentClkSbiEn_OFFSET 7
#define D0F0xE4_PHY_000B_IncoherentClkSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_IncoherentClkSbiEn_MASK 0x80
#define D0F0xE4_PHY_000B_EiDetSbiEn_OFFSET 8
#define D0F0xE4_PHY_000B_EiDetSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_EiDetSbiEn_MASK 0x100
#define D0F0xE4_PHY_000B_Reserved_13_9_OFFSET 9
#define D0F0xE4_PHY_000B_Reserved_13_9_WIDTH 5
#define D0F0xE4_PHY_000B_Reserved_13_9_MASK 0x3e00
#define D0F0xE4_PHY_000B_MargPktSbiEn_OFFSET 14
#define D0F0xE4_PHY_000B_MargPktSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_MargPktSbiEn_MASK 0x4000
#define D0F0xE4_PHY_000B_PllCmpPktSbiEn_OFFSET 15
#define D0F0xE4_PHY_000B_PllCmpPktSbiEn_WIDTH 1
#define D0F0xE4_PHY_000B_PllCmpPktSbiEn_MASK 0x8000
#define D0F0xE4_PHY_000B_Reserved_31_16_OFFSET 16
#define D0F0xE4_PHY_000B_Reserved_31_16_WIDTH 16
#define D0F0xE4_PHY_000B_Reserved_31_16_MASK 0xffff0000
/// D0F0xE4_PHY_000B
typedef union {
struct { ///<
UINT32 TxPwrSbiEn:1 ; ///<
UINT32 RxPwrSbiEn:1 ; ///<
UINT32 PcieModeSbiEn:1 ; ///<
UINT32 FreqDivSbiEn:1 ; ///<
UINT32 DllLockSbiEn:1 ; ///<
UINT32 OffsetCancelSbiEn:1 ; ///<
UINT32 SkipBitSbiEn:1 ; ///<
UINT32 IncoherentClkSbiEn:1 ; ///<
UINT32 EiDetSbiEn:1 ; ///<
UINT32 Reserved_13_9:5 ; ///<
UINT32 MargPktSbiEn:1 ; ///<
UINT32 PllCmpPktSbiEn:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_000B_STRUCT;
// **** D0F0xE4_PHY_2000 Register Definition ****
// Address
#define D0F0xE4_PHY_2000_ADDRESS 0x2000
// Type
#define D0F0xE4_PHY_2000_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_2000_PllPowerDownEn_OFFSET 0
#define D0F0xE4_PHY_2000_PllPowerDownEn_WIDTH 3
#define D0F0xE4_PHY_2000_PllPowerDownEn_MASK 0x7
#define D0F0xE4_PHY_2000_PllAutoPwrDownDis_OFFSET 3
#define D0F0xE4_PHY_2000_PllAutoPwrDownDis_WIDTH 1
#define D0F0xE4_PHY_2000_PllAutoPwrDownDis_MASK 0x8
#define D0F0xE4_PHY_2000_Reserved_31_4_OFFSET 4
#define D0F0xE4_PHY_2000_Reserved_31_4_WIDTH 28
#define D0F0xE4_PHY_2000_Reserved_31_4_MASK 0xfffffff0
/// D0F0xE4_PHY_2000
typedef union {
struct { ///<
UINT32 PllPowerDownEn:3 ; ///<
UINT32 PllAutoPwrDownDis:1 ; ///<
UINT32 Reserved_31_4:28; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_2000_STRUCT;
// **** D0F0xE4_PHY_2005 Register Definition ****
// Address
#define D0F0xE4_PHY_2005_ADDRESS 0x2005
// Type
#define D0F0xE4_PHY_2005_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_2005_PllClkFreq_OFFSET 0
#define D0F0xE4_PHY_2005_PllClkFreq_WIDTH 4
#define D0F0xE4_PHY_2005_PllClkFreq_MASK 0xf
#define D0F0xE4_PHY_2005_Reserved_8_4_OFFSET 4
#define D0F0xE4_PHY_2005_Reserved_8_4_WIDTH 5
#define D0F0xE4_PHY_2005_Reserved_8_4_MASK 0x1f0
#define D0F0xE4_PHY_2005_PllClkFreqExt_OFFSET 9
#define D0F0xE4_PHY_2005_PllClkFreqExt_WIDTH 2
#define D0F0xE4_PHY_2005_PllClkFreqExt_MASK 0x600
#define D0F0xE4_PHY_2005_Reserved_12_11_OFFSET 11
#define D0F0xE4_PHY_2005_Reserved_12_11_WIDTH 2
#define D0F0xE4_PHY_2005_Reserved_12_11_MASK 0x1800
#define D0F0xE4_PHY_2005_PllMode_OFFSET 13
#define D0F0xE4_PHY_2005_PllMode_WIDTH 2
#define D0F0xE4_PHY_2005_PllMode_MASK 0x6000
#define D0F0xE4_PHY_2005_Reserved_31_15_OFFSET 15
#define D0F0xE4_PHY_2005_Reserved_31_15_WIDTH 17
#define D0F0xE4_PHY_2005_Reserved_31_15_MASK 0xffff8000
/// D0F0xE4_PHY_2005
typedef union {
struct { ///<
UINT32 PllClkFreq:4 ; ///<
UINT32 Reserved_8_4:5 ; ///<
UINT32 PllClkFreqExt:2 ; ///<
UINT32 Reserved_12_11:2 ; ///<
UINT32 PllMode:2 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_2005_STRUCT;
// **** D0F0xE4_PHY_2008 Register Definition ****
// Address
#define D0F0xE4_PHY_2008_ADDRESS 0x2008
// Type
#define D0F0xE4_PHY_2008_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_2008_PllControlUpdate_OFFSET 0
#define D0F0xE4_PHY_2008_PllControlUpdate_WIDTH 1
#define D0F0xE4_PHY_2008_PllControlUpdate_MASK 0x1
#define D0F0xE4_PHY_2008_Reserved_22_1_OFFSET 1
#define D0F0xE4_PHY_2008_Reserved_22_1_WIDTH 22
#define D0F0xE4_PHY_2008_Reserved_22_1_MASK 0x7ffffe
#define D0F0xE4_PHY_2008_MeasCycCntVal_2_0__OFFSET 23
#define D0F0xE4_PHY_2008_MeasCycCntVal_2_0__WIDTH 3
#define D0F0xE4_PHY_2008_MeasCycCntVal_2_0__MASK 0x3800000
#define D0F0xE4_PHY_2008_Reserved_28_26_OFFSET 26
#define D0F0xE4_PHY_2008_Reserved_28_26_WIDTH 3
#define D0F0xE4_PHY_2008_Reserved_28_26_MASK 0x1c000000
#define D0F0xE4_PHY_2008_VdDetectEn_OFFSET 29
#define D0F0xE4_PHY_2008_VdDetectEn_WIDTH 1
#define D0F0xE4_PHY_2008_VdDetectEn_MASK 0x20000000
#define D0F0xE4_PHY_2008_Reserved_31_30_OFFSET 30
#define D0F0xE4_PHY_2008_Reserved_31_30_WIDTH 2
#define D0F0xE4_PHY_2008_Reserved_31_30_MASK 0xc0000000
/// D0F0xE4_PHY_2008
typedef union {
struct { ///<
UINT32 PllControlUpdate:1 ; ///<
UINT32 Reserved_22_1:22; ///<
UINT32 MeasCycCntVal_2_0_:3 ; ///<
UINT32 Reserved_28_26:3 ; ///<
UINT32 VdDetectEn:1 ; ///<
UINT32 Reserved_31_30:2 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_2008_STRUCT;
// **** D0F0xE4_PHY_4001 Register Definition ****
// Address
#define D0F0xE4_PHY_4001_ADDRESS 0x4001
// Type
#define D0F0xE4_PHY_4001_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_4001_Reserved_14_0_OFFSET 0
#define D0F0xE4_PHY_4001_Reserved_14_0_WIDTH 15
#define D0F0xE4_PHY_4001_Reserved_14_0_MASK 0x7fff
#define D0F0xE4_PHY_4001_ForceDccRecalc_OFFSET 15
#define D0F0xE4_PHY_4001_ForceDccRecalc_WIDTH 1
#define D0F0xE4_PHY_4001_ForceDccRecalc_MASK 0x8000
#define D0F0xE4_PHY_4001_Reserved_31_16_OFFSET 16
#define D0F0xE4_PHY_4001_Reserved_31_16_WIDTH 16
#define D0F0xE4_PHY_4001_Reserved_31_16_MASK 0xffff0000
/// D0F0xE4_PHY_4001
typedef union {
struct { ///<
UINT32 Reserved_14_0:15; ///<
UINT32 ForceDccRecalc:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_4001_STRUCT;
// **** D0F0xE4_PHY_4002 Register Definition ****
// Address
#define D0F0xE4_PHY_4002_ADDRESS 0x4002
// Type
#define D0F0xE4_PHY_4002_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_4002_Reserved_2_0_OFFSET 0
#define D0F0xE4_PHY_4002_Reserved_2_0_WIDTH 3
#define D0F0xE4_PHY_4002_Reserved_2_0_MASK 0x7
#define D0F0xE4_PHY_4002_SamClkPiOffsetSign_OFFSET 3
#define D0F0xE4_PHY_4002_SamClkPiOffsetSign_WIDTH 1
#define D0F0xE4_PHY_4002_SamClkPiOffsetSign_MASK 0x8
#define D0F0xE4_PHY_4002_SamClkPiOffset_OFFSET 4
#define D0F0xE4_PHY_4002_SamClkPiOffset_WIDTH 3
#define D0F0xE4_PHY_4002_SamClkPiOffset_MASK 0x70
#define D0F0xE4_PHY_4002_SamClkPiOffsetEn_OFFSET 7
#define D0F0xE4_PHY_4002_SamClkPiOffsetEn_WIDTH 1
#define D0F0xE4_PHY_4002_SamClkPiOffsetEn_MASK 0x80
#define D0F0xE4_PHY_4002_Reserved_13_8_OFFSET 8
#define D0F0xE4_PHY_4002_Reserved_13_8_WIDTH 6
#define D0F0xE4_PHY_4002_Reserved_13_8_MASK 0x3f00
#define D0F0xE4_PHY_4002_LfcMin_OFFSET 14
#define D0F0xE4_PHY_4002_LfcMin_WIDTH 8
#define D0F0xE4_PHY_4002_LfcMin_MASK 0x3fc000
#define D0F0xE4_PHY_4002_LfcMax_OFFSET 22
#define D0F0xE4_PHY_4002_LfcMax_WIDTH 8
#define D0F0xE4_PHY_4002_LfcMax_MASK 0x3fc00000
#define D0F0xE4_PHY_4002_Reserved_31_30_OFFSET 30
#define D0F0xE4_PHY_4002_Reserved_31_30_WIDTH 2
#define D0F0xE4_PHY_4002_Reserved_31_30_MASK 0xc0000000
/// D0F0xE4_PHY_4002
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 SamClkPiOffsetSign:1 ; ///<
UINT32 SamClkPiOffset:3 ; ///<
UINT32 SamClkPiOffsetEn:1 ; ///<
UINT32 Reserved_13_8:6 ; ///<
UINT32 LfcMin:8 ; ///<
UINT32 LfcMax:8 ; ///<
UINT32 Reserved_31_30:2 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_4002_STRUCT;
// **** D0F0xE4_PHY_4005 Register Definition ****
// Address
#define D0F0xE4_PHY_4005_ADDRESS 0x4005
// Type
#define D0F0xE4_PHY_4005_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_4005_Reserved_8_0_OFFSET 0
#define D0F0xE4_PHY_4005_Reserved_8_0_WIDTH 9
#define D0F0xE4_PHY_4005_Reserved_8_0_MASK 0x1ff
#define D0F0xE4_PHY_4005_JitterInjHold_OFFSET 9
#define D0F0xE4_PHY_4005_JitterInjHold_WIDTH 1
#define D0F0xE4_PHY_4005_JitterInjHold_MASK 0x200
#define D0F0xE4_PHY_4005_JitterInjOffCnt_OFFSET 10
#define D0F0xE4_PHY_4005_JitterInjOffCnt_WIDTH 6
#define D0F0xE4_PHY_4005_JitterInjOffCnt_MASK 0xfc00
#define D0F0xE4_PHY_4005_Reserved_22_16_OFFSET 16
#define D0F0xE4_PHY_4005_Reserved_22_16_WIDTH 7
#define D0F0xE4_PHY_4005_Reserved_22_16_MASK 0x7f0000
#define D0F0xE4_PHY_4005_JitterInjOnCnt_OFFSET 23
#define D0F0xE4_PHY_4005_JitterInjOnCnt_WIDTH 6
#define D0F0xE4_PHY_4005_JitterInjOnCnt_MASK 0x1f800000
#define D0F0xE4_PHY_4005_JitterInjDir_OFFSET 29
#define D0F0xE4_PHY_4005_JitterInjDir_WIDTH 1
#define D0F0xE4_PHY_4005_JitterInjDir_MASK 0x20000000
#define D0F0xE4_PHY_4005_JitterInjEn_OFFSET 30
#define D0F0xE4_PHY_4005_JitterInjEn_WIDTH 1
#define D0F0xE4_PHY_4005_JitterInjEn_MASK 0x40000000
#define D0F0xE4_PHY_4005_Reserved_31_31_OFFSET 31
#define D0F0xE4_PHY_4005_Reserved_31_31_WIDTH 1
#define D0F0xE4_PHY_4005_Reserved_31_31_MASK 0x80000000
/// D0F0xE4_PHY_4005
typedef union {
struct { ///<
UINT32 Reserved_8_0:9 ; ///<
UINT32 JitterInjHold:1 ; ///<
UINT32 JitterInjOffCnt:6 ; ///<
UINT32 Reserved_22_16:7 ; ///<
UINT32 JitterInjOnCnt:6 ; ///<
UINT32 JitterInjDir:1 ; ///<
UINT32 JitterInjEn:1 ; ///<
UINT32 Reserved_31_31:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_4005_STRUCT;
// **** D0F0xE4_PHY_4006 Register Definition ****
// Address
#define D0F0xE4_PHY_4006_ADDRESS 0x4006
// Type
#define D0F0xE4_PHY_4006_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_4006_Reserved_4_0_OFFSET 0
#define D0F0xE4_PHY_4006_Reserved_4_0_WIDTH 5
#define D0F0xE4_PHY_4006_Reserved_4_0_MASK 0x1f
#define D0F0xE4_PHY_4006_DfeVoltage_OFFSET 5
#define D0F0xE4_PHY_4006_DfeVoltage_WIDTH 2
#define D0F0xE4_PHY_4006_DfeVoltage_MASK 0x60
#define D0F0xE4_PHY_4006_DfeEn_OFFSET 7
#define D0F0xE4_PHY_4006_DfeEn_WIDTH 1
#define D0F0xE4_PHY_4006_DfeEn_MASK 0x80
#define D0F0xE4_PHY_4006_Reserved_31_8_OFFSET 8
#define D0F0xE4_PHY_4006_Reserved_31_8_WIDTH 24
#define D0F0xE4_PHY_4006_Reserved_31_8_MASK 0xffffff00
/// D0F0xE4_PHY_4006
typedef union {
struct { ///<
UINT32 Reserved_4_0:5 ; ///<
UINT32 DfeVoltage:2 ; ///<
UINT32 DfeEn:1 ; ///<
UINT32 Reserved_31_8:24; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_4006_STRUCT;
// **** D0F0xE4_PHY_400A Register Definition ****
// Address
#define D0F0xE4_PHY_400A_ADDRESS 0x400a
// Type
#define D0F0xE4_PHY_400A_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_400A_EnCoreLoopFirst_OFFSET 0
#define D0F0xE4_PHY_400A_EnCoreLoopFirst_WIDTH 1
#define D0F0xE4_PHY_400A_EnCoreLoopFirst_MASK 0x1
#define D0F0xE4_PHY_400A_Reserved_3_1_OFFSET 1
#define D0F0xE4_PHY_400A_Reserved_3_1_WIDTH 3
#define D0F0xE4_PHY_400A_Reserved_3_1_MASK 0xe
#define D0F0xE4_PHY_400A_LockDetOnLs2Exit_OFFSET 4
#define D0F0xE4_PHY_400A_LockDetOnLs2Exit_WIDTH 1
#define D0F0xE4_PHY_400A_LockDetOnLs2Exit_MASK 0x10
#define D0F0xE4_PHY_400A_Reserved_6_5_OFFSET 5
#define D0F0xE4_PHY_400A_Reserved_6_5_WIDTH 2
#define D0F0xE4_PHY_400A_Reserved_6_5_MASK 0x60
#define D0F0xE4_PHY_400A_BiasDisInLs2_OFFSET 7
#define D0F0xE4_PHY_400A_BiasDisInLs2_WIDTH 1
#define D0F0xE4_PHY_400A_BiasDisInLs2_MASK 0x80
#define D0F0xE4_PHY_400A_Reserved_12_8_OFFSET 8
#define D0F0xE4_PHY_400A_Reserved_12_8_WIDTH 5
#define D0F0xE4_PHY_400A_Reserved_12_8_MASK 0x1f00
#define D0F0xE4_PHY_400A_AnalogWaitTime_OFFSET 13
#define D0F0xE4_PHY_400A_AnalogWaitTime_WIDTH 2
#define D0F0xE4_PHY_400A_AnalogWaitTime_MASK 0x6000
#define D0F0xE4_PHY_400A_Reserved_16_15_OFFSET 15
#define D0F0xE4_PHY_400A_Reserved_16_15_WIDTH 2
#define D0F0xE4_PHY_400A_Reserved_16_15_MASK 0x18000
#define D0F0xE4_PHY_400A_DllLockFastModeEn_OFFSET 17
#define D0F0xE4_PHY_400A_DllLockFastModeEn_WIDTH 1
#define D0F0xE4_PHY_400A_DllLockFastModeEn_MASK 0x20000
#define D0F0xE4_PHY_400A_Reserved_28_18_OFFSET 18
#define D0F0xE4_PHY_400A_Reserved_28_18_WIDTH 11
#define D0F0xE4_PHY_400A_Reserved_28_18_MASK 0x1ffc0000
#define D0F0xE4_PHY_400A_Ls2ExitTime_OFFSET 29
#define D0F0xE4_PHY_400A_Ls2ExitTime_WIDTH 3
#define D0F0xE4_PHY_400A_Ls2ExitTime_MASK 0xe0000000
/// D0F0xE4_PHY_400A
typedef union {
struct { ///<
UINT32 EnCoreLoopFirst:1 ; ///<
UINT32 Reserved_3_1:3 ; ///<
UINT32 LockDetOnLs2Exit:1 ; ///<
UINT32 Reserved_6_5:2 ; ///<
UINT32 BiasDisInLs2:1 ; ///<
UINT32 Reserved_12_8:5 ; ///<
UINT32 AnalogWaitTime:2 ; ///<
UINT32 Reserved_16_15:2 ; ///<
UINT32 DllLockFastModeEn:1 ; ///<
UINT32 Reserved_28_18:11; ///<
UINT32 Ls2ExitTime:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_400A_STRUCT;
// **** D0F0xE4_PHY_6005 Register Definition ****
// Address
#define D0F0xE4_PHY_6005_ADDRESS 0x6005
// Type
#define D0F0xE4_PHY_6005_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_6005_Reserved_28_0_OFFSET 0
#define D0F0xE4_PHY_6005_Reserved_28_0_WIDTH 29
#define D0F0xE4_PHY_6005_Reserved_28_0_MASK 0x1fffffff
#define D0F0xE4_PHY_6005_IsOwnMstr_OFFSET 29
#define D0F0xE4_PHY_6005_IsOwnMstr_WIDTH 1
#define D0F0xE4_PHY_6005_IsOwnMstr_MASK 0x20000000
#define D0F0xE4_PHY_6005_Reserved_30_30_OFFSET 30
#define D0F0xE4_PHY_6005_Reserved_30_30_WIDTH 1
#define D0F0xE4_PHY_6005_Reserved_30_30_MASK 0x40000000
#define D0F0xE4_PHY_6005_GangedModeEn_OFFSET 31
#define D0F0xE4_PHY_6005_GangedModeEn_WIDTH 1
#define D0F0xE4_PHY_6005_GangedModeEn_MASK 0x80000000
/// D0F0xE4_PHY_6005
typedef union {
struct { ///<
UINT32 Reserved_28_0:29; ///<
UINT32 IsOwnMstr:1 ; ///<
UINT32 Reserved_30_30:1 ; ///<
UINT32 GangedModeEn:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_6005_STRUCT;
// **** D18F2x09C_x0000_0000 Register Definition ****
// Address
#define D18F2x09C_x0000_0000_ADDRESS 0x0
// Type
#define D18F2x09C_x0000_0000_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0000_CkeDrvStren_OFFSET 0
#define D18F2x09C_x0000_0000_CkeDrvStren_WIDTH 3
#define D18F2x09C_x0000_0000_CkeDrvStren_MASK 0x7
#define D18F2x09C_x0000_0000_Reserved_3_3_OFFSET 3
#define D18F2x09C_x0000_0000_Reserved_3_3_WIDTH 1
#define D18F2x09C_x0000_0000_Reserved_3_3_MASK 0x8
#define D18F2x09C_x0000_0000_CsOdtDrvStren_OFFSET 4
#define D18F2x09C_x0000_0000_CsOdtDrvStren_WIDTH 3
#define D18F2x09C_x0000_0000_CsOdtDrvStren_MASK 0x70
#define D18F2x09C_x0000_0000_Reserved_7_7_OFFSET 7
#define D18F2x09C_x0000_0000_Reserved_7_7_WIDTH 1
#define D18F2x09C_x0000_0000_Reserved_7_7_MASK 0x80
#define D18F2x09C_x0000_0000_AddrCmdDrvStren_OFFSET 8
#define D18F2x09C_x0000_0000_AddrCmdDrvStren_WIDTH 3
#define D18F2x09C_x0000_0000_AddrCmdDrvStren_MASK 0x700
#define D18F2x09C_x0000_0000_Reserved_11_11_OFFSET 11
#define D18F2x09C_x0000_0000_Reserved_11_11_WIDTH 1
#define D18F2x09C_x0000_0000_Reserved_11_11_MASK 0x800
#define D18F2x09C_x0000_0000_ClkDrvStren_OFFSET 12
#define D18F2x09C_x0000_0000_ClkDrvStren_WIDTH 3
#define D18F2x09C_x0000_0000_ClkDrvStren_MASK 0x7000
#define D18F2x09C_x0000_0000_Reserved_15_15_OFFSET 15
#define D18F2x09C_x0000_0000_Reserved_15_15_WIDTH 1
#define D18F2x09C_x0000_0000_Reserved_15_15_MASK 0x8000
#define D18F2x09C_x0000_0000_DataDrvStren_OFFSET 16
#define D18F2x09C_x0000_0000_DataDrvStren_WIDTH 3
#define D18F2x09C_x0000_0000_DataDrvStren_MASK 0x70000
#define D18F2x09C_x0000_0000_Reserved_19_19_OFFSET 19
#define D18F2x09C_x0000_0000_Reserved_19_19_WIDTH 1
#define D18F2x09C_x0000_0000_Reserved_19_19_MASK 0x80000
#define D18F2x09C_x0000_0000_DqsDrvStren_OFFSET 20
#define D18F2x09C_x0000_0000_DqsDrvStren_WIDTH 3
#define D18F2x09C_x0000_0000_DqsDrvStren_MASK 0x700000
#define D18F2x09C_x0000_0000_Reserved_27_23_OFFSET 23
#define D18F2x09C_x0000_0000_Reserved_27_23_WIDTH 5
#define D18F2x09C_x0000_0000_Reserved_27_23_MASK 0xf800000
#define D18F2x09C_x0000_0000_ProcOdt_OFFSET 28
#define D18F2x09C_x0000_0000_ProcOdt_WIDTH 3
#define D18F2x09C_x0000_0000_ProcOdt_MASK 0x70000000
#define D18F2x09C_x0000_0000_Reserved_31_31_OFFSET 31
#define D18F2x09C_x0000_0000_Reserved_31_31_WIDTH 1
#define D18F2x09C_x0000_0000_Reserved_31_31_MASK 0x80000000
/// D18F2x09C_x0000_0000
typedef union {
struct { ///<
UINT32 CkeDrvStren:3 ; ///<
UINT32 Reserved_3_3:1 ; ///<
UINT32 CsOdtDrvStren:3 ; ///<
UINT32 Reserved_7_7:1 ; ///<
UINT32 AddrCmdDrvStren:3 ; ///<
UINT32 Reserved_11_11:1 ; ///<
UINT32 ClkDrvStren:3 ; ///<
UINT32 Reserved_15_15:1 ; ///<
UINT32 DataDrvStren:3 ; ///<
UINT32 Reserved_19_19:1 ; ///<
UINT32 DqsDrvStren:3 ; ///<
UINT32 Reserved_27_23:5 ; ///<
UINT32 ProcOdt:3 ; ///<
UINT32 Reserved_31_31:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0000_STRUCT;
// **** D18F2x09C_x0000_0001 Register Definition ****
// Address
#define D18F2x09C_x0000_0001_ADDRESS 0x1
// Type
#define D18F2x09C_x0000_0001_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte0_OFFSET 0
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte0_WIDTH 5
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte0_MASK 0x1f
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte0_OFFSET 5
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte0_WIDTH 3
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte0_MASK 0xe0
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte1_OFFSET 8
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte1_WIDTH 5
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte1_MASK 0x1f00
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte1_OFFSET 13
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte1_WIDTH 3
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte1_MASK 0xe000
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte2_OFFSET 16
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte2_WIDTH 5
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte2_MASK 0x1f0000
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte2_OFFSET 21
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte2_WIDTH 3
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte2_MASK 0xe00000
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte3_OFFSET 24
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte3_WIDTH 5
#define D18F2x09C_x0000_0001_WrDatFineDly_Byte3_MASK 0x1f000000
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte3_OFFSET 29
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte3_WIDTH 3
#define D18F2x09C_x0000_0001_WrDatGrossDly_Byte3_MASK 0xe0000000
/// D18F2x09C_x0000_0001
typedef union {
struct { ///<
UINT32 WrDatFineDly_Byte0:5 ; ///<
UINT32 WrDatGrossDly_Byte0:3 ; ///<
UINT32 WrDatFineDly_Byte1:5 ; ///<
UINT32 WrDatGrossDly_Byte1:3 ; ///<
UINT32 WrDatFineDly_Byte2:5 ; ///<
UINT32 WrDatGrossDly_Byte2:3 ; ///<
UINT32 WrDatFineDly_Byte3:5 ; ///<
UINT32 WrDatGrossDly_Byte3:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0001_STRUCT;
// **** D18F2x09C_x0000_0002 Register Definition ****
// Address
#define D18F2x09C_x0000_0002_ADDRESS 0x2
// Type
#define D18F2x09C_x0000_0002_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte4_OFFSET 0
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte4_WIDTH 5
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte4_MASK 0x1f
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte4_OFFSET 5
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte4_WIDTH 3
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte4_MASK 0xe0
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte5_OFFSET 8
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte5_WIDTH 5
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte5_MASK 0x1f00
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte5_OFFSET 13
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte5_WIDTH 3
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte5_MASK 0xe000
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte6_OFFSET 16
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte6_WIDTH 5
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte6_MASK 0x1f0000
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte6_OFFSET 21
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte6_WIDTH 3
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte6_MASK 0xe00000
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte7_OFFSET 24
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte7_WIDTH 5
#define D18F2x09C_x0000_0002_WrDatFineDly_Byte7_MASK 0x1f000000
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte7_OFFSET 29
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte7_WIDTH 3
#define D18F2x09C_x0000_0002_WrDatGrossDly_Byte7_MASK 0xe0000000
/// D18F2x09C_x0000_0002
typedef union {
struct { ///<
UINT32 WrDatFineDly_Byte4:5 ; ///<
UINT32 WrDatGrossDly_Byte4:3 ; ///<
UINT32 WrDatFineDly_Byte5:5 ; ///<
UINT32 WrDatGrossDly_Byte5:3 ; ///<
UINT32 WrDatFineDly_Byte6:5 ; ///<
UINT32 WrDatGrossDly_Byte6:3 ; ///<
UINT32 WrDatFineDly_Byte7:5 ; ///<
UINT32 WrDatGrossDly_Byte7:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0002_STRUCT;
// **** D18F2x09C_x0000_0004 Register Definition ****
// Address
#define D18F2x09C_x0000_0004_ADDRESS 0x4
// Type
#define D18F2x09C_x0000_0004_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0004_CkeFineDelay_OFFSET 0
#define D18F2x09C_x0000_0004_CkeFineDelay_WIDTH 5
#define D18F2x09C_x0000_0004_CkeFineDelay_MASK 0x1f
#define D18F2x09C_x0000_0004_CkeSetup_OFFSET 5
#define D18F2x09C_x0000_0004_CkeSetup_WIDTH 1
#define D18F2x09C_x0000_0004_CkeSetup_MASK 0x20
#define D18F2x09C_x0000_0004_Reserved_7_6_OFFSET 6
#define D18F2x09C_x0000_0004_Reserved_7_6_WIDTH 2
#define D18F2x09C_x0000_0004_Reserved_7_6_MASK 0xc0
#define D18F2x09C_x0000_0004_CsOdtFineDelay_OFFSET 8
#define D18F2x09C_x0000_0004_CsOdtFineDelay_WIDTH 5
#define D18F2x09C_x0000_0004_CsOdtFineDelay_MASK 0x1f00
#define D18F2x09C_x0000_0004_CsOdtSetup_OFFSET 13
#define D18F2x09C_x0000_0004_CsOdtSetup_WIDTH 1
#define D18F2x09C_x0000_0004_CsOdtSetup_MASK 0x2000
#define D18F2x09C_x0000_0004_Reserved_15_14_OFFSET 14
#define D18F2x09C_x0000_0004_Reserved_15_14_WIDTH 2
#define D18F2x09C_x0000_0004_Reserved_15_14_MASK 0xc000
#define D18F2x09C_x0000_0004_AddrCmdFineDelay_OFFSET 16
#define D18F2x09C_x0000_0004_AddrCmdFineDelay_WIDTH 5
#define D18F2x09C_x0000_0004_AddrCmdFineDelay_MASK 0x1f0000
#define D18F2x09C_x0000_0004_AddrCmdSetup_OFFSET 21
#define D18F2x09C_x0000_0004_AddrCmdSetup_WIDTH 1
#define D18F2x09C_x0000_0004_AddrCmdSetup_MASK 0x200000
#define D18F2x09C_x0000_0004_Reserved_31_22_OFFSET 22
#define D18F2x09C_x0000_0004_Reserved_31_22_WIDTH 10
#define D18F2x09C_x0000_0004_Reserved_31_22_MASK 0xffc00000
/// D18F2x09C_x0000_0004
typedef union {
struct { ///<
UINT32 CkeFineDelay:5 ; ///<
UINT32 CkeSetup:1 ; ///<
UINT32 Reserved_7_6:2 ; ///<
UINT32 CsOdtFineDelay:5 ; ///<
UINT32 CsOdtSetup:1 ; ///<
UINT32 Reserved_15_14:2 ; ///<
UINT32 AddrCmdFineDelay:5 ; ///<
UINT32 AddrCmdSetup:1 ; ///<
UINT32 Reserved_31_22:10; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0004_STRUCT;
// **** D18F2x09C_x0000_0005 Register Definition ****
// Address
#define D18F2x09C_x0000_0005_ADDRESS 0x5
// Type
#define D18F2x09C_x0000_0005_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0005_Reserved_0_0_OFFSET 0
#define D18F2x09C_x0000_0005_Reserved_0_0_WIDTH 1
#define D18F2x09C_x0000_0005_Reserved_0_0_MASK 0x1
#define D18F2x09C_x0000_0005_RdDqsTime_Byte0_OFFSET 1
#define D18F2x09C_x0000_0005_RdDqsTime_Byte0_WIDTH 5
#define D18F2x09C_x0000_0005_RdDqsTime_Byte0_MASK 0x3e
#define D18F2x09C_x0000_0005_Reserved_8_6_OFFSET 6
#define D18F2x09C_x0000_0005_Reserved_8_6_WIDTH 3
#define D18F2x09C_x0000_0005_Reserved_8_6_MASK 0x1c0
#define D18F2x09C_x0000_0005_RdDqsTime_Byte1_OFFSET 9
#define D18F2x09C_x0000_0005_RdDqsTime_Byte1_WIDTH 5
#define D18F2x09C_x0000_0005_RdDqsTime_Byte1_MASK 0x3e00
#define D18F2x09C_x0000_0005_Reserved_16_14_OFFSET 14
#define D18F2x09C_x0000_0005_Reserved_16_14_WIDTH 3
#define D18F2x09C_x0000_0005_Reserved_16_14_MASK 0x1c000
#define D18F2x09C_x0000_0005_RdDqsTime_Byte2_OFFSET 17
#define D18F2x09C_x0000_0005_RdDqsTime_Byte2_WIDTH 5
#define D18F2x09C_x0000_0005_RdDqsTime_Byte2_MASK 0x3e0000
#define D18F2x09C_x0000_0005_Reserved_24_22_OFFSET 22
#define D18F2x09C_x0000_0005_Reserved_24_22_WIDTH 3
#define D18F2x09C_x0000_0005_Reserved_24_22_MASK 0x1c00000
#define D18F2x09C_x0000_0005_RdDqsTime_Byte3_OFFSET 25
#define D18F2x09C_x0000_0005_RdDqsTime_Byte3_WIDTH 5
#define D18F2x09C_x0000_0005_RdDqsTime_Byte3_MASK 0x3e000000
#define D18F2x09C_x0000_0005_Reserved_31_30_OFFSET 30
#define D18F2x09C_x0000_0005_Reserved_31_30_WIDTH 2
#define D18F2x09C_x0000_0005_Reserved_31_30_MASK 0xc0000000
/// D18F2x09C_x0000_0005
typedef union {
struct { ///<
UINT32 Reserved_0_0:1 ; ///<
UINT32 RdDqsTime_Byte0:5 ; ///<
UINT32 Reserved_8_6:3 ; ///<
UINT32 RdDqsTime_Byte1:5 ; ///<
UINT32 Reserved_16_14:3 ; ///<
UINT32 RdDqsTime_Byte2:5 ; ///<
UINT32 Reserved_24_22:3 ; ///<
UINT32 RdDqsTime_Byte3:5 ; ///<
UINT32 Reserved_31_30:2 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0005_STRUCT;
// **** D18F2x09C_x0000_0006 Register Definition ****
// Address
#define D18F2x09C_x0000_0006_ADDRESS 0x6
// Type
#define D18F2x09C_x0000_0006_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0006_Reserved_0_0_OFFSET 0
#define D18F2x09C_x0000_0006_Reserved_0_0_WIDTH 1
#define D18F2x09C_x0000_0006_Reserved_0_0_MASK 0x1
#define D18F2x09C_x0000_0006_RdDqsTime_Byte4_OFFSET 1
#define D18F2x09C_x0000_0006_RdDqsTime_Byte4_WIDTH 5
#define D18F2x09C_x0000_0006_RdDqsTime_Byte4_MASK 0x3e
#define D18F2x09C_x0000_0006_Reserved_8_6_OFFSET 6
#define D18F2x09C_x0000_0006_Reserved_8_6_WIDTH 3
#define D18F2x09C_x0000_0006_Reserved_8_6_MASK 0x1c0
#define D18F2x09C_x0000_0006_RdDqsTime_Byte5_OFFSET 9
#define D18F2x09C_x0000_0006_RdDqsTime_Byte5_WIDTH 5
#define D18F2x09C_x0000_0006_RdDqsTime_Byte5_MASK 0x3e00
#define D18F2x09C_x0000_0006_Reserved_16_14_OFFSET 14
#define D18F2x09C_x0000_0006_Reserved_16_14_WIDTH 3
#define D18F2x09C_x0000_0006_Reserved_16_14_MASK 0x1c000
#define D18F2x09C_x0000_0006_RdDqsTime_Byte6_OFFSET 17
#define D18F2x09C_x0000_0006_RdDqsTime_Byte6_WIDTH 5
#define D18F2x09C_x0000_0006_RdDqsTime_Byte6_MASK 0x3e0000
#define D18F2x09C_x0000_0006_Reserved_24_22_OFFSET 22
#define D18F2x09C_x0000_0006_Reserved_24_22_WIDTH 3
#define D18F2x09C_x0000_0006_Reserved_24_22_MASK 0x1c00000
#define D18F2x09C_x0000_0006_RdDqsTime_Byte7_OFFSET 25
#define D18F2x09C_x0000_0006_RdDqsTime_Byte7_WIDTH 5
#define D18F2x09C_x0000_0006_RdDqsTime_Byte7_MASK 0x3e000000
#define D18F2x09C_x0000_0006_Reserved_31_30_OFFSET 30
#define D18F2x09C_x0000_0006_Reserved_31_30_WIDTH 2
#define D18F2x09C_x0000_0006_Reserved_31_30_MASK 0xc0000000
/// D18F2x09C_x0000_0006
typedef union {
struct { ///<
UINT32 Reserved_0_0:1 ; ///<
UINT32 RdDqsTime_Byte4:5 ; ///<
UINT32 Reserved_8_6:3 ; ///<
UINT32 RdDqsTime_Byte5:5 ; ///<
UINT32 Reserved_16_14:3 ; ///<
UINT32 RdDqsTime_Byte6:5 ; ///<
UINT32 Reserved_24_22:3 ; ///<
UINT32 RdDqsTime_Byte7:5 ; ///<
UINT32 Reserved_31_30:2 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0006_STRUCT;
// **** D18F2x09C_x0000_000D Register Definition ****
// Address
#define D18F2x09C_x0000_000D_ADDRESS 0xd
// Type
#define D18F2x09C_x0000_000D_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_000D_TxMaxDurDllNoLock_OFFSET 0
#define D18F2x09C_x0000_000D_TxMaxDurDllNoLock_WIDTH 4
#define D18F2x09C_x0000_000D_TxMaxDurDllNoLock_MASK 0xf
#define D18F2x09C_x0000_000D_TxCPUpdPeriod_OFFSET 4
#define D18F2x09C_x0000_000D_TxCPUpdPeriod_WIDTH 3
#define D18F2x09C_x0000_000D_TxCPUpdPeriod_MASK 0x70
#define D18F2x09C_x0000_000D_Reserved_7_7_OFFSET 7
#define D18F2x09C_x0000_000D_Reserved_7_7_WIDTH 1
#define D18F2x09C_x0000_000D_Reserved_7_7_MASK 0x80
#define D18F2x09C_x0000_000D_TxDLLWakeupTime_OFFSET 8
#define D18F2x09C_x0000_000D_TxDLLWakeupTime_WIDTH 2
#define D18F2x09C_x0000_000D_TxDLLWakeupTime_MASK 0x300
#define D18F2x09C_x0000_000D_Reserved_15_10_OFFSET 10
#define D18F2x09C_x0000_000D_Reserved_15_10_WIDTH 6
#define D18F2x09C_x0000_000D_Reserved_15_10_MASK 0xfc00
#define D18F2x09C_x0000_000D_RxMaxDurDllNoLock_OFFSET 16
#define D18F2x09C_x0000_000D_RxMaxDurDllNoLock_WIDTH 4
#define D18F2x09C_x0000_000D_RxMaxDurDllNoLock_MASK 0xf0000
#define D18F2x09C_x0000_000D_RxCPUpdPeriod_OFFSET 20
#define D18F2x09C_x0000_000D_RxCPUpdPeriod_WIDTH 3
#define D18F2x09C_x0000_000D_RxCPUpdPeriod_MASK 0x700000
#define D18F2x09C_x0000_000D_Reserved_23_23_OFFSET 23
#define D18F2x09C_x0000_000D_Reserved_23_23_WIDTH 1
#define D18F2x09C_x0000_000D_Reserved_23_23_MASK 0x800000
#define D18F2x09C_x0000_000D_RxDLLWakeupTime_OFFSET 24
#define D18F2x09C_x0000_000D_RxDLLWakeupTime_WIDTH 2
#define D18F2x09C_x0000_000D_RxDLLWakeupTime_MASK 0x3000000
#define D18F2x09C_x0000_000D_Reserved_31_26_OFFSET 26
#define D18F2x09C_x0000_000D_Reserved_31_26_WIDTH 6
#define D18F2x09C_x0000_000D_Reserved_31_26_MASK 0xfc000000
/// D18F2x09C_x0000_000D
typedef union {
struct { ///<
UINT32 TxMaxDurDllNoLock:4 ; ///<
UINT32 TxCPUpdPeriod:3 ; ///<
UINT32 Reserved_7_7:1 ; ///<
UINT32 TxDLLWakeupTime:2 ; ///<
UINT32 Reserved_15_10:6 ; ///<
UINT32 RxMaxDurDllNoLock:4 ; ///<
UINT32 RxCPUpdPeriod:3 ; ///<
UINT32 Reserved_23_23:1 ; ///<
UINT32 RxDLLWakeupTime:2 ; ///<
UINT32 Reserved_31_26:6 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_000D_STRUCT;
// **** D18F2x09C_x0000_0030 Register Definition ****
// Address
#define D18F2x09C_x0000_0030_ADDRESS 0x30
// Type
#define D18F2x09C_x0000_0030_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0030_WrDqsFineDly_Byte0_OFFSET 0
#define D18F2x09C_x0000_0030_WrDqsFineDly_Byte0_WIDTH 5
#define D18F2x09C_x0000_0030_WrDqsFineDly_Byte0_MASK 0x1f
#define D18F2x09C_x0000_0030_WrDqsGrossDly_Byte0_OFFSET 5
#define D18F2x09C_x0000_0030_WrDqsGrossDly_Byte0_WIDTH 3
#define D18F2x09C_x0000_0030_WrDqsGrossDly_Byte0_MASK 0xe0
#define D18F2x09C_x0000_0030_Reserved_15_8_OFFSET 8
#define D18F2x09C_x0000_0030_Reserved_15_8_WIDTH 8
#define D18F2x09C_x0000_0030_Reserved_15_8_MASK 0xff00
#define D18F2x09C_x0000_0030_WrDqsFineDly_Byte1_OFFSET 16
#define D18F2x09C_x0000_0030_WrDqsFineDly_Byte1_WIDTH 5
#define D18F2x09C_x0000_0030_WrDqsFineDly_Byte1_MASK 0x1f0000
#define D18F2x09C_x0000_0030_WrDqsGrossDly_Byte1_OFFSET 21
#define D18F2x09C_x0000_0030_WrDqsGrossDly_Byte1_WIDTH 3
#define D18F2x09C_x0000_0030_WrDqsGrossDly_Byte1_MASK 0xe00000
#define D18F2x09C_x0000_0030_Reserved_31_24_OFFSET 24
#define D18F2x09C_x0000_0030_Reserved_31_24_WIDTH 8
#define D18F2x09C_x0000_0030_Reserved_31_24_MASK 0xff000000
/// D18F2x09C_x0000_0030
typedef union {
struct { ///<
UINT32 WrDqsFineDly_Byte0:5 ; ///<
UINT32 WrDqsGrossDly_Byte0:3 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 WrDqsFineDly_Byte1:5 ; ///<
UINT32 WrDqsGrossDly_Byte1:3 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0030_STRUCT;
// **** D18F2x09C_x0000_0031 Register Definition ****
// Address
#define D18F2x09C_x0000_0031_ADDRESS 0x31
// Type
#define D18F2x09C_x0000_0031_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0031_WrDqsFineDly_Byte2_OFFSET 0
#define D18F2x09C_x0000_0031_WrDqsFineDly_Byte2_WIDTH 5
#define D18F2x09C_x0000_0031_WrDqsFineDly_Byte2_MASK 0x1f
#define D18F2x09C_x0000_0031_WrDqsGrossDly_Byte2_OFFSET 5
#define D18F2x09C_x0000_0031_WrDqsGrossDly_Byte2_WIDTH 3
#define D18F2x09C_x0000_0031_WrDqsGrossDly_Byte2_MASK 0xe0
#define D18F2x09C_x0000_0031_Reserved_15_8_OFFSET 8
#define D18F2x09C_x0000_0031_Reserved_15_8_WIDTH 8
#define D18F2x09C_x0000_0031_Reserved_15_8_MASK 0xff00
#define D18F2x09C_x0000_0031_WrDqsFineDly_Byte3_OFFSET 16
#define D18F2x09C_x0000_0031_WrDqsFineDly_Byte3_WIDTH 5
#define D18F2x09C_x0000_0031_WrDqsFineDly_Byte3_MASK 0x1f0000
#define D18F2x09C_x0000_0031_WrDqsGrossDly_Byte3_OFFSET 21
#define D18F2x09C_x0000_0031_WrDqsGrossDly_Byte3_WIDTH 3
#define D18F2x09C_x0000_0031_WrDqsGrossDly_Byte3_MASK 0xe00000
#define D18F2x09C_x0000_0031_Reserved_31_24_OFFSET 24
#define D18F2x09C_x0000_0031_Reserved_31_24_WIDTH 8
#define D18F2x09C_x0000_0031_Reserved_31_24_MASK 0xff000000
/// D18F2x09C_x0000_0031
typedef union {
struct { ///<
UINT32 WrDqsFineDly_Byte2:5 ; ///<
UINT32 WrDqsGrossDly_Byte2:3 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 WrDqsFineDly_Byte3:5 ; ///<
UINT32 WrDqsGrossDly_Byte3:3 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0031_STRUCT;
// **** D18F2x09C_x0000_0033 Register Definition ****
// Address
#define D18F2x09C_x0000_0033_ADDRESS 0x33
// Type
#define D18F2x09C_x0000_0033_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0033_WrDqsFineDly_Byte0_OFFSET 0
#define D18F2x09C_x0000_0033_WrDqsFineDly_Byte0_WIDTH 5
#define D18F2x09C_x0000_0033_WrDqsFineDly_Byte0_MASK 0x1f
#define D18F2x09C_x0000_0033_WrDqsGrossDly_Byte0_OFFSET 5
#define D18F2x09C_x0000_0033_WrDqsGrossDly_Byte0_WIDTH 3
#define D18F2x09C_x0000_0033_WrDqsGrossDly_Byte0_MASK 0xe0
#define D18F2x09C_x0000_0033_Reserved_15_8_OFFSET 8
#define D18F2x09C_x0000_0033_Reserved_15_8_WIDTH 8
#define D18F2x09C_x0000_0033_Reserved_15_8_MASK 0xff00
#define D18F2x09C_x0000_0033_WrDqsFineDly_Byte1_OFFSET 16
#define D18F2x09C_x0000_0033_WrDqsFineDly_Byte1_WIDTH 5
#define D18F2x09C_x0000_0033_WrDqsFineDly_Byte1_MASK 0x1f0000
#define D18F2x09C_x0000_0033_WrDqsGrossDly_Byte1_OFFSET 21
#define D18F2x09C_x0000_0033_WrDqsGrossDly_Byte1_WIDTH 3
#define D18F2x09C_x0000_0033_WrDqsGrossDly_Byte1_MASK 0xe00000
#define D18F2x09C_x0000_0033_Reserved_31_24_OFFSET 24
#define D18F2x09C_x0000_0033_Reserved_31_24_WIDTH 8
#define D18F2x09C_x0000_0033_Reserved_31_24_MASK 0xff000000
/// D18F2x09C_x0000_0033
typedef union {
struct { ///<
UINT32 WrDqsFineDly_Byte0:5 ; ///<
UINT32 WrDqsGrossDly_Byte0:3 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 WrDqsFineDly_Byte1:5 ; ///<
UINT32 WrDqsGrossDly_Byte1:3 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0033_STRUCT;
// **** D18F2x09C_x0000_0034 Register Definition ****
// Address
#define D18F2x09C_x0000_0034_ADDRESS 0x34
// Type
#define D18F2x09C_x0000_0034_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0034_WrDqsFineDly_Byte2_OFFSET 0
#define D18F2x09C_x0000_0034_WrDqsFineDly_Byte2_WIDTH 5
#define D18F2x09C_x0000_0034_WrDqsFineDly_Byte2_MASK 0x1f
#define D18F2x09C_x0000_0034_WrDqsGrossDly_Byte2_OFFSET 5
#define D18F2x09C_x0000_0034_WrDqsGrossDly_Byte2_WIDTH 3
#define D18F2x09C_x0000_0034_WrDqsGrossDly_Byte2_MASK 0xe0
#define D18F2x09C_x0000_0034_Reserved_15_8_OFFSET 8
#define D18F2x09C_x0000_0034_Reserved_15_8_WIDTH 8
#define D18F2x09C_x0000_0034_Reserved_15_8_MASK 0xff00
#define D18F2x09C_x0000_0034_WrDqsFineDly_Byte3_OFFSET 16
#define D18F2x09C_x0000_0034_WrDqsFineDly_Byte3_WIDTH 5
#define D18F2x09C_x0000_0034_WrDqsFineDly_Byte3_MASK 0x1f0000
#define D18F2x09C_x0000_0034_WrDqsGrossDly_Byte3_OFFSET 21
#define D18F2x09C_x0000_0034_WrDqsGrossDly_Byte3_WIDTH 3
#define D18F2x09C_x0000_0034_WrDqsGrossDly_Byte3_MASK 0xe00000
#define D18F2x09C_x0000_0034_Reserved_31_24_OFFSET 24
#define D18F2x09C_x0000_0034_Reserved_31_24_WIDTH 8
#define D18F2x09C_x0000_0034_Reserved_31_24_MASK 0xff000000
/// D18F2x09C_x0000_0034
typedef union {
struct { ///<
UINT32 WrDqsFineDly_Byte2:5 ; ///<
UINT32 WrDqsGrossDly_Byte2:3 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 WrDqsFineDly_Byte3:5 ; ///<
UINT32 WrDqsGrossDly_Byte3:3 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0034_STRUCT;
// **** D18F2x09C_x0000_0040 Register Definition ****
// Address
#define D18F2x09C_x0000_0040_ADDRESS 0x40
// Type
#define D18F2x09C_x0000_0040_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0040_WrDqsFineDly_Byte4_OFFSET 0
#define D18F2x09C_x0000_0040_WrDqsFineDly_Byte4_WIDTH 5
#define D18F2x09C_x0000_0040_WrDqsFineDly_Byte4_MASK 0x1f
#define D18F2x09C_x0000_0040_WrDqsGrossDly_Byte4_OFFSET 5
#define D18F2x09C_x0000_0040_WrDqsGrossDly_Byte4_WIDTH 3
#define D18F2x09C_x0000_0040_WrDqsGrossDly_Byte4_MASK 0xe0
#define D18F2x09C_x0000_0040_Reserved_15_8_OFFSET 8
#define D18F2x09C_x0000_0040_Reserved_15_8_WIDTH 8
#define D18F2x09C_x0000_0040_Reserved_15_8_MASK 0xff00
#define D18F2x09C_x0000_0040_WrDqsFineDly_Byte5_OFFSET 16
#define D18F2x09C_x0000_0040_WrDqsFineDly_Byte5_WIDTH 5
#define D18F2x09C_x0000_0040_WrDqsFineDly_Byte5_MASK 0x1f0000
#define D18F2x09C_x0000_0040_WrDqsGrossDly_Byte5_OFFSET 21
#define D18F2x09C_x0000_0040_WrDqsGrossDly_Byte5_WIDTH 3
#define D18F2x09C_x0000_0040_WrDqsGrossDly_Byte5_MASK 0xe00000
#define D18F2x09C_x0000_0040_Reserved_31_24_OFFSET 24
#define D18F2x09C_x0000_0040_Reserved_31_24_WIDTH 8
#define D18F2x09C_x0000_0040_Reserved_31_24_MASK 0xff000000
/// D18F2x09C_x0000_0040
typedef union {
struct { ///<
UINT32 WrDqsFineDly_Byte4:5 ; ///<
UINT32 WrDqsGrossDly_Byte4:3 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 WrDqsFineDly_Byte5:5 ; ///<
UINT32 WrDqsGrossDly_Byte5:3 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0040_STRUCT;
// **** D18F2x09C_x0000_0041 Register Definition ****
// Address
#define D18F2x09C_x0000_0041_ADDRESS 0x41
// Type
#define D18F2x09C_x0000_0041_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0041_WrDqsFineDly_Byte6_OFFSET 0
#define D18F2x09C_x0000_0041_WrDqsFineDly_Byte6_WIDTH 5
#define D18F2x09C_x0000_0041_WrDqsFineDly_Byte6_MASK 0x1f
#define D18F2x09C_x0000_0041_WrDqsGrossDly_Byte6_OFFSET 5
#define D18F2x09C_x0000_0041_WrDqsGrossDly_Byte6_WIDTH 3
#define D18F2x09C_x0000_0041_WrDqsGrossDly_Byte6_MASK 0xe0
#define D18F2x09C_x0000_0041_Reserved_15_8_OFFSET 8
#define D18F2x09C_x0000_0041_Reserved_15_8_WIDTH 8
#define D18F2x09C_x0000_0041_Reserved_15_8_MASK 0xff00
#define D18F2x09C_x0000_0041_WrDqsFineDly_Byte7_OFFSET 16
#define D18F2x09C_x0000_0041_WrDqsFineDly_Byte7_WIDTH 5
#define D18F2x09C_x0000_0041_WrDqsFineDly_Byte7_MASK 0x1f0000
#define D18F2x09C_x0000_0041_WrDqsGrossDly_Byte7_OFFSET 21
#define D18F2x09C_x0000_0041_WrDqsGrossDly_Byte7_WIDTH 3
#define D18F2x09C_x0000_0041_WrDqsGrossDly_Byte7_MASK 0xe00000
#define D18F2x09C_x0000_0041_Reserved_31_24_OFFSET 24
#define D18F2x09C_x0000_0041_Reserved_31_24_WIDTH 8
#define D18F2x09C_x0000_0041_Reserved_31_24_MASK 0xff000000
/// D18F2x09C_x0000_0041
typedef union {
struct { ///<
UINT32 WrDqsFineDly_Byte6:5 ; ///<
UINT32 WrDqsGrossDly_Byte6:3 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 WrDqsFineDly_Byte7:5 ; ///<
UINT32 WrDqsGrossDly_Byte7:3 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0041_STRUCT;
// **** D18F2x09C_x0000_0043 Register Definition ****
// Address
#define D18F2x09C_x0000_0043_ADDRESS 0x43
// Type
#define D18F2x09C_x0000_0043_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0043_WrDqsFineDly_Byte4_OFFSET 0
#define D18F2x09C_x0000_0043_WrDqsFineDly_Byte4_WIDTH 5
#define D18F2x09C_x0000_0043_WrDqsFineDly_Byte4_MASK 0x1f
#define D18F2x09C_x0000_0043_WrDqsGrossDly_Byte4_OFFSET 5
#define D18F2x09C_x0000_0043_WrDqsGrossDly_Byte4_WIDTH 3
#define D18F2x09C_x0000_0043_WrDqsGrossDly_Byte4_MASK 0xe0
#define D18F2x09C_x0000_0043_Reserved_15_8_OFFSET 8
#define D18F2x09C_x0000_0043_Reserved_15_8_WIDTH 8
#define D18F2x09C_x0000_0043_Reserved_15_8_MASK 0xff00
#define D18F2x09C_x0000_0043_WrDqsFineDly_Byte5_OFFSET 16
#define D18F2x09C_x0000_0043_WrDqsFineDly_Byte5_WIDTH 5
#define D18F2x09C_x0000_0043_WrDqsFineDly_Byte5_MASK 0x1f0000
#define D18F2x09C_x0000_0043_WrDqsGrossDly_Byte5_OFFSET 21
#define D18F2x09C_x0000_0043_WrDqsGrossDly_Byte5_WIDTH 3
#define D18F2x09C_x0000_0043_WrDqsGrossDly_Byte5_MASK 0xe00000
#define D18F2x09C_x0000_0043_Reserved_31_24_OFFSET 24
#define D18F2x09C_x0000_0043_Reserved_31_24_WIDTH 8
#define D18F2x09C_x0000_0043_Reserved_31_24_MASK 0xff000000
/// D18F2x09C_x0000_0043
typedef union {
struct { ///<
UINT32 WrDqsFineDly_Byte4:5 ; ///<
UINT32 WrDqsGrossDly_Byte4:3 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 WrDqsFineDly_Byte5:5 ; ///<
UINT32 WrDqsGrossDly_Byte5:3 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0043_STRUCT;
// **** D18F2x09C_x0000_0044 Register Definition ****
// Address
#define D18F2x09C_x0000_0044_ADDRESS 0x44
// Type
#define D18F2x09C_x0000_0044_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0044_WrDqsFineDly_Byte6_OFFSET 0
#define D18F2x09C_x0000_0044_WrDqsFineDly_Byte6_WIDTH 5
#define D18F2x09C_x0000_0044_WrDqsFineDly_Byte6_MASK 0x1f
#define D18F2x09C_x0000_0044_WrDqsGrossDly_Byte6_OFFSET 5
#define D18F2x09C_x0000_0044_WrDqsGrossDly_Byte6_WIDTH 3
#define D18F2x09C_x0000_0044_WrDqsGrossDly_Byte6_MASK 0xe0
#define D18F2x09C_x0000_0044_Reserved_15_8_OFFSET 8
#define D18F2x09C_x0000_0044_Reserved_15_8_WIDTH 8
#define D18F2x09C_x0000_0044_Reserved_15_8_MASK 0xff00
#define D18F2x09C_x0000_0044_WrDqsFineDly_Byte7_OFFSET 16
#define D18F2x09C_x0000_0044_WrDqsFineDly_Byte7_WIDTH 5
#define D18F2x09C_x0000_0044_WrDqsFineDly_Byte7_MASK 0x1f0000
#define D18F2x09C_x0000_0044_WrDqsGrossDly_Byte7_OFFSET 21
#define D18F2x09C_x0000_0044_WrDqsGrossDly_Byte7_WIDTH 3
#define D18F2x09C_x0000_0044_WrDqsGrossDly_Byte7_MASK 0xe00000
#define D18F2x09C_x0000_0044_Reserved_31_24_OFFSET 24
#define D18F2x09C_x0000_0044_Reserved_31_24_WIDTH 8
#define D18F2x09C_x0000_0044_Reserved_31_24_MASK 0xff000000
/// D18F2x09C_x0000_0044
typedef union {
struct { ///<
UINT32 WrDqsFineDly_Byte6:5 ; ///<
UINT32 WrDqsGrossDly_Byte6:3 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 WrDqsFineDly_Byte7:5 ; ///<
UINT32 WrDqsGrossDly_Byte7:3 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0044_STRUCT;
// **** D18F2x09C_x0000_0050 Register Definition ****
// Address
#define D18F2x09C_x0000_0050_ADDRESS 0x50
// Type
#define D18F2x09C_x0000_0050_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte0_OFFSET 0
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte0_WIDTH 5
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte0_MASK 0x1f
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte0_OFFSET 5
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte0_WIDTH 2
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte0_MASK 0x60
#define D18F2x09C_x0000_0050_Reserved_7_7_OFFSET 7
#define D18F2x09C_x0000_0050_Reserved_7_7_WIDTH 1
#define D18F2x09C_x0000_0050_Reserved_7_7_MASK 0x80
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte1_OFFSET 8
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte1_WIDTH 5
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte1_MASK 0x1f00
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte1_OFFSET 13
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte1_WIDTH 2
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte1_MASK 0x6000
#define D18F2x09C_x0000_0050_Reserved_15_15_OFFSET 15
#define D18F2x09C_x0000_0050_Reserved_15_15_WIDTH 1
#define D18F2x09C_x0000_0050_Reserved_15_15_MASK 0x8000
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte2_OFFSET 16
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte2_WIDTH 5
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte2_MASK 0x1f0000
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte2_OFFSET 21
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte2_WIDTH 2
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte2_MASK 0x600000
#define D18F2x09C_x0000_0050_Reserved_23_23_OFFSET 23
#define D18F2x09C_x0000_0050_Reserved_23_23_WIDTH 1
#define D18F2x09C_x0000_0050_Reserved_23_23_MASK 0x800000
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte3_OFFSET 24
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte3_WIDTH 5
#define D18F2x09C_x0000_0050_PhRecFineDly_Byte3_MASK 0x1f000000
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte3_OFFSET 29
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte3_WIDTH 2
#define D18F2x09C_x0000_0050_PhRecGrossDly_Byte3_MASK 0x60000000
#define D18F2x09C_x0000_0050_Reserved_31_31_OFFSET 31
#define D18F2x09C_x0000_0050_Reserved_31_31_WIDTH 1
#define D18F2x09C_x0000_0050_Reserved_31_31_MASK 0x80000000
/// D18F2x09C_x0000_0050
typedef union {
struct { ///<
UINT32 PhRecFineDly_Byte0:5 ; ///<
UINT32 PhRecGrossDly_Byte0:2 ; ///<
UINT32 Reserved_7_7:1 ; ///<
UINT32 PhRecFineDly_Byte1:5 ; ///<
UINT32 PhRecGrossDly_Byte1:2 ; ///<
UINT32 Reserved_15_15:1 ; ///<
UINT32 PhRecFineDly_Byte2:5 ; ///<
UINT32 PhRecGrossDly_Byte2:2 ; ///<
UINT32 Reserved_23_23:1 ; ///<
UINT32 PhRecFineDly_Byte3:5 ; ///<
UINT32 PhRecGrossDly_Byte3:2 ; ///<
UINT32 Reserved_31_31:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0050_STRUCT;
// **** D18F2x09C_x0000_0051 Register Definition ****
// Address
#define D18F2x09C_x0000_0051_ADDRESS 0x51
// Type
#define D18F2x09C_x0000_0051_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte4_OFFSET 0
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte4_WIDTH 5
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte4_MASK 0x1f
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte4_OFFSET 5
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte4_WIDTH 2
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte4_MASK 0x60
#define D18F2x09C_x0000_0051_Reserved_7_7_OFFSET 7
#define D18F2x09C_x0000_0051_Reserved_7_7_WIDTH 1
#define D18F2x09C_x0000_0051_Reserved_7_7_MASK 0x80
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte5_OFFSET 8
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte5_WIDTH 5
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte5_MASK 0x1f00
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte5_OFFSET 13
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte5_WIDTH 2
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte5_MASK 0x6000
#define D18F2x09C_x0000_0051_Reserved_15_15_OFFSET 15
#define D18F2x09C_x0000_0051_Reserved_15_15_WIDTH 1
#define D18F2x09C_x0000_0051_Reserved_15_15_MASK 0x8000
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte6_OFFSET 16
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte6_WIDTH 5
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte6_MASK 0x1f0000
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte6_OFFSET 21
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte6_WIDTH 2
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte6_MASK 0x600000
#define D18F2x09C_x0000_0051_Reserved_23_23_OFFSET 23
#define D18F2x09C_x0000_0051_Reserved_23_23_WIDTH 1
#define D18F2x09C_x0000_0051_Reserved_23_23_MASK 0x800000
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte7_OFFSET 24
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte7_WIDTH 5
#define D18F2x09C_x0000_0051_PhRecFineDly_Byte7_MASK 0x1f000000
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte7_OFFSET 29
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte7_WIDTH 2
#define D18F2x09C_x0000_0051_PhRecGrossDly_Byte7_MASK 0x60000000
#define D18F2x09C_x0000_0051_Reserved_31_31_OFFSET 31
#define D18F2x09C_x0000_0051_Reserved_31_31_WIDTH 1
#define D18F2x09C_x0000_0051_Reserved_31_31_MASK 0x80000000
/// D18F2x09C_x0000_0051
typedef union {
struct { ///<
UINT32 PhRecFineDly_Byte4:5 ; ///<
UINT32 PhRecGrossDly_Byte4:2 ; ///<
UINT32 Reserved_7_7:1 ; ///<
UINT32 PhRecFineDly_Byte5:5 ; ///<
UINT32 PhRecGrossDly_Byte5:2 ; ///<
UINT32 Reserved_15_15:1 ; ///<
UINT32 PhRecFineDly_Byte6:5 ; ///<
UINT32 PhRecGrossDly_Byte6:2 ; ///<
UINT32 Reserved_23_23:1 ; ///<
UINT32 PhRecFineDly_Byte7:5 ; ///<
UINT32 PhRecGrossDly_Byte7:2 ; ///<
UINT32 Reserved_31_31:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0000_0051_STRUCT;
// **** D18F2x09C_x0D0F_0002 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0002_ADDRESS 0xd0f0002
// Type
#define D18F2x09C_x0D0F_0002_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0002_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0002_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0002_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0002_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0002_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0002_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0002_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_0002_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_0002_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_0002_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_0002_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_0002_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_0002_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_0002_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_0002_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_0002
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0002_STRUCT;
// **** D18F2x09C_x0D0F_0006 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0006_ADDRESS 0xd0f0006
// Type
#define D18F2x09C_x0D0F_0006_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0006_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0006_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0006_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0006_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0006_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0006_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0006_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_0006_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_0006_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_0006
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0006_STRUCT;
// **** D18F2x09C_x0D0F_000A Register Definition ****
// Address
#define D18F2x09C_x0D0F_000A_ADDRESS 0xd0f000a
// Type
#define D18F2x09C_x0D0F_000A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_000A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_000A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_000A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_000A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_000A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_000A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_000A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_000A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_000A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_000A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_000A_STRUCT;
// **** D18F2x09C_x0D0F_000F Register Definition ****
// Address
#define D18F2x09C_x0D0F_000F_ADDRESS 0xd0f000f
// Type
#define D18F2x09C_x0D0F_000F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_000F_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_000F_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_000F_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_000F_AlwaysEnDllClks_OFFSET 12
#define D18F2x09C_x0D0F_000F_AlwaysEnDllClks_WIDTH 3
#define D18F2x09C_x0D0F_000F_AlwaysEnDllClks_MASK 0x7000
#define D18F2x09C_x0D0F_000F_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0F_000F_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0F_000F_Reserved_31_15_MASK 0xffff8000
/// D18F2x09C_x0D0F_000F
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 AlwaysEnDllClks:3 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_000F_STRUCT;
// **** D18F2x09C_x0D0F_0010 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0010_ADDRESS 0xd0f0010
// Type
#define D18F2x09C_x0D0F_0010_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0010_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_0010_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_0010_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_0010_EnRxPadStandby_OFFSET 12
#define D18F2x09C_x0D0F_0010_EnRxPadStandby_WIDTH 1
#define D18F2x09C_x0D0F_0010_EnRxPadStandby_MASK 0x1000
#define D18F2x09C_x0D0F_0010_Reserved_31_13_OFFSET 13
#define D18F2x09C_x0D0F_0010_Reserved_31_13_WIDTH 19
#define D18F2x09C_x0D0F_0010_Reserved_31_13_MASK 0xffffe000
/// D18F2x09C_x0D0F_0010
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 EnRxPadStandby:1 ; ///<
UINT32 Reserved_31_13:19; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0010_STRUCT;
// **** D18F2x09C_x0D0F_0102 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0102_ADDRESS 0xd0f0102
// Type
#define D18F2x09C_x0D0F_0102_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0102_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0102_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0102_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0102_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0102_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0102_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0102_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_0102_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_0102_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_0102_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_0102_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_0102_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_0102_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_0102_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_0102_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_0102
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0102_STRUCT;
// **** D18F2x09C_x0D0F_0106 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0106_ADDRESS 0xd0f0106
// Type
#define D18F2x09C_x0D0F_0106_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0106_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0106_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0106_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0106_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0106_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0106_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0106_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_0106_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_0106_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_0106
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0106_STRUCT;
// **** D18F2x09C_x0D0F_010A Register Definition ****
// Address
#define D18F2x09C_x0D0F_010A_ADDRESS 0xd0f010a
// Type
#define D18F2x09C_x0D0F_010A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_010A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_010A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_010A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_010A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_010A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_010A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_010A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_010A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_010A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_010A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_010A_STRUCT;
// **** D18F2x09C_x0D0F_010F Register Definition ****
// Address
#define D18F2x09C_x0D0F_010F_ADDRESS 0xd0f010f
// Type
#define D18F2x09C_x0D0F_010F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_010F_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_010F_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_010F_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_010F_AlwaysEnDllClks_OFFSET 12
#define D18F2x09C_x0D0F_010F_AlwaysEnDllClks_WIDTH 3
#define D18F2x09C_x0D0F_010F_AlwaysEnDllClks_MASK 0x7000
#define D18F2x09C_x0D0F_010F_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0F_010F_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0F_010F_Reserved_31_15_MASK 0xffff8000
/// D18F2x09C_x0D0F_010F
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 AlwaysEnDllClks:3 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_010F_STRUCT;
// **** D18F2x09C_x0D0F_0110 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0110_ADDRESS 0xd0f0110
// Type
#define D18F2x09C_x0D0F_0110_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0110_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_0110_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_0110_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_0110_EnRxPadStandby_OFFSET 12
#define D18F2x09C_x0D0F_0110_EnRxPadStandby_WIDTH 1
#define D18F2x09C_x0D0F_0110_EnRxPadStandby_MASK 0x1000
#define D18F2x09C_x0D0F_0110_Reserved_31_13_OFFSET 13
#define D18F2x09C_x0D0F_0110_Reserved_31_13_WIDTH 19
#define D18F2x09C_x0D0F_0110_Reserved_31_13_MASK 0xffffe000
/// D18F2x09C_x0D0F_0110
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 EnRxPadStandby:1 ; ///<
UINT32 Reserved_31_13:19; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0110_STRUCT;
// **** D18F2x09C_x0D0F_011F Register Definition ****
// Address
#define D18F2x09C_x0D0F_011F_ADDRESS 0xd0f011f
// Type
#define D18F2x09C_x0D0F_011F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_011F_Reserved_2_0_OFFSET 0
#define D18F2x09C_x0D0F_011F_Reserved_2_0_WIDTH 3
#define D18F2x09C_x0D0F_011F_Reserved_2_0_MASK 0x7
#define D18F2x09C_x0D0F_011F_RxVioLvl_OFFSET 3
#define D18F2x09C_x0D0F_011F_RxVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_011F_RxVioLvl_MASK 0x18
#define D18F2x09C_x0D0F_011F_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_011F_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_011F_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_011F
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 RxVioLvl:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_011F_STRUCT;
// **** D18F2x09C_x0D0F_0202 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0202_ADDRESS 0xd0f0202
// Type
#define D18F2x09C_x0D0F_0202_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0202_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0202_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0202_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0202_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0202_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0202_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0202_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_0202_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_0202_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_0202_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_0202_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_0202_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_0202_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_0202_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_0202_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_0202
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0202_STRUCT;
// **** D18F2x09C_x0D0F_0206 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0206_ADDRESS 0xd0f0206
// Type
#define D18F2x09C_x0D0F_0206_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0206_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0206_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0206_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0206_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0206_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0206_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0206_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_0206_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_0206_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_0206
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0206_STRUCT;
// **** D18F2x09C_x0D0F_020A Register Definition ****
// Address
#define D18F2x09C_x0D0F_020A_ADDRESS 0xd0f020a
// Type
#define D18F2x09C_x0D0F_020A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_020A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_020A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_020A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_020A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_020A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_020A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_020A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_020A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_020A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_020A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_020A_STRUCT;
// **** D18F2x09C_x0D0F_020F Register Definition ****
// Address
#define D18F2x09C_x0D0F_020F_ADDRESS 0xd0f020f
// Type
#define D18F2x09C_x0D0F_020F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_020F_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_020F_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_020F_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_020F_AlwaysEnDllClks_OFFSET 12
#define D18F2x09C_x0D0F_020F_AlwaysEnDllClks_WIDTH 3
#define D18F2x09C_x0D0F_020F_AlwaysEnDllClks_MASK 0x7000
#define D18F2x09C_x0D0F_020F_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0F_020F_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0F_020F_Reserved_31_15_MASK 0xffff8000
/// D18F2x09C_x0D0F_020F
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 AlwaysEnDllClks:3 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_020F_STRUCT;
// **** D18F2x09C_x0D0F_0210 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0210_ADDRESS 0xd0f0210
// Type
#define D18F2x09C_x0D0F_0210_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0210_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_0210_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_0210_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_0210_EnRxPadStandby_OFFSET 12
#define D18F2x09C_x0D0F_0210_EnRxPadStandby_WIDTH 1
#define D18F2x09C_x0D0F_0210_EnRxPadStandby_MASK 0x1000
#define D18F2x09C_x0D0F_0210_Reserved_31_13_OFFSET 13
#define D18F2x09C_x0D0F_0210_Reserved_31_13_WIDTH 19
#define D18F2x09C_x0D0F_0210_Reserved_31_13_MASK 0xffffe000
/// D18F2x09C_x0D0F_0210
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 EnRxPadStandby:1 ; ///<
UINT32 Reserved_31_13:19; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0210_STRUCT;
// **** D18F2x09C_x0D0F_021F Register Definition ****
// Address
#define D18F2x09C_x0D0F_021F_ADDRESS 0xd0f021f
// Type
#define D18F2x09C_x0D0F_021F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_021F_Reserved_2_0_OFFSET 0
#define D18F2x09C_x0D0F_021F_Reserved_2_0_WIDTH 3
#define D18F2x09C_x0D0F_021F_Reserved_2_0_MASK 0x7
#define D18F2x09C_x0D0F_021F_RxVioLvl_OFFSET 3
#define D18F2x09C_x0D0F_021F_RxVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_021F_RxVioLvl_MASK 0x18
#define D18F2x09C_x0D0F_021F_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_021F_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_021F_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_021F
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 RxVioLvl:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_021F_STRUCT;
// **** D18F2x09C_x0D0F_0302 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0302_ADDRESS 0xd0f0302
// Type
#define D18F2x09C_x0D0F_0302_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0302_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0302_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0302_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0302_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0302_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0302_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0302_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_0302_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_0302_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_0302_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_0302_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_0302_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_0302_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_0302_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_0302_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_0302
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0302_STRUCT;
// **** D18F2x09C_x0D0F_0306 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0306_ADDRESS 0xd0f0306
// Type
#define D18F2x09C_x0D0F_0306_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0306_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0306_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0306_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0306_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0306_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0306_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0306_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_0306_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_0306_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_0306
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0306_STRUCT;
// **** D18F2x09C_x0D0F_030A Register Definition ****
// Address
#define D18F2x09C_x0D0F_030A_ADDRESS 0xd0f030a
// Type
#define D18F2x09C_x0D0F_030A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_030A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_030A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_030A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_030A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_030A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_030A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_030A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_030A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_030A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_030A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_030A_STRUCT;
// **** D18F2x09C_x0D0F_030F Register Definition ****
// Address
#define D18F2x09C_x0D0F_030F_ADDRESS 0xd0f030f
// Type
#define D18F2x09C_x0D0F_030F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_030F_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_030F_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_030F_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_030F_AlwaysEnDllClks_OFFSET 12
#define D18F2x09C_x0D0F_030F_AlwaysEnDllClks_WIDTH 3
#define D18F2x09C_x0D0F_030F_AlwaysEnDllClks_MASK 0x7000
#define D18F2x09C_x0D0F_030F_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0F_030F_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0F_030F_Reserved_31_15_MASK 0xffff8000
/// D18F2x09C_x0D0F_030F
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 AlwaysEnDllClks:3 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_030F_STRUCT;
// **** D18F2x09C_x0D0F_0310 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0310_ADDRESS 0xd0f0310
// Type
#define D18F2x09C_x0D0F_0310_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0310_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_0310_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_0310_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_0310_EnRxPadStandby_OFFSET 12
#define D18F2x09C_x0D0F_0310_EnRxPadStandby_WIDTH 1
#define D18F2x09C_x0D0F_0310_EnRxPadStandby_MASK 0x1000
#define D18F2x09C_x0D0F_0310_Reserved_31_13_OFFSET 13
#define D18F2x09C_x0D0F_0310_Reserved_31_13_WIDTH 19
#define D18F2x09C_x0D0F_0310_Reserved_31_13_MASK 0xffffe000
/// D18F2x09C_x0D0F_0310
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 EnRxPadStandby:1 ; ///<
UINT32 Reserved_31_13:19; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0310_STRUCT;
// **** D18F2x09C_x0D0F_031F Register Definition ****
// Address
#define D18F2x09C_x0D0F_031F_ADDRESS 0xd0f031f
// Type
#define D18F2x09C_x0D0F_031F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_031F_Reserved_2_0_OFFSET 0
#define D18F2x09C_x0D0F_031F_Reserved_2_0_WIDTH 3
#define D18F2x09C_x0D0F_031F_Reserved_2_0_MASK 0x7
#define D18F2x09C_x0D0F_031F_RxVioLvl_OFFSET 3
#define D18F2x09C_x0D0F_031F_RxVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_031F_RxVioLvl_MASK 0x18
#define D18F2x09C_x0D0F_031F_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_031F_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_031F_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_031F
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 RxVioLvl:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_031F_STRUCT;
// **** D18F2x09C_x0D0F_0402 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0402_ADDRESS 0xd0f0402
// Type
#define D18F2x09C_x0D0F_0402_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0402_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0402_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0402_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0402_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0402_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0402_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0402_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_0402_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_0402_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_0402_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_0402_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_0402_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_0402_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_0402_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_0402_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_0402
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0402_STRUCT;
// **** D18F2x09C_x0D0F_0406 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0406_ADDRESS 0xd0f0406
// Type
#define D18F2x09C_x0D0F_0406_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0406_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0406_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0406_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0406_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0406_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0406_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0406_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_0406_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_0406_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_0406
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0406_STRUCT;
// **** D18F2x09C_x0D0F_040A Register Definition ****
// Address
#define D18F2x09C_x0D0F_040A_ADDRESS 0xd0f040a
// Type
#define D18F2x09C_x0D0F_040A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_040A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_040A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_040A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_040A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_040A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_040A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_040A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_040A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_040A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_040A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_040A_STRUCT;
// **** D18F2x09C_x0D0F_040F Register Definition ****
// Address
#define D18F2x09C_x0D0F_040F_ADDRESS 0xd0f040f
// Type
#define D18F2x09C_x0D0F_040F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_040F_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_040F_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_040F_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_040F_AlwaysEnDllClks_OFFSET 12
#define D18F2x09C_x0D0F_040F_AlwaysEnDllClks_WIDTH 3
#define D18F2x09C_x0D0F_040F_AlwaysEnDllClks_MASK 0x7000
#define D18F2x09C_x0D0F_040F_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0F_040F_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0F_040F_Reserved_31_15_MASK 0xffff8000
/// D18F2x09C_x0D0F_040F
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 AlwaysEnDllClks:3 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_040F_STRUCT;
// **** D18F2x09C_x0D0F_0410 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0410_ADDRESS 0xd0f0410
// Type
#define D18F2x09C_x0D0F_0410_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0410_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_0410_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_0410_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_0410_EnRxPadStandby_OFFSET 12
#define D18F2x09C_x0D0F_0410_EnRxPadStandby_WIDTH 1
#define D18F2x09C_x0D0F_0410_EnRxPadStandby_MASK 0x1000
#define D18F2x09C_x0D0F_0410_Reserved_31_13_OFFSET 13
#define D18F2x09C_x0D0F_0410_Reserved_31_13_WIDTH 19
#define D18F2x09C_x0D0F_0410_Reserved_31_13_MASK 0xffffe000
/// D18F2x09C_x0D0F_0410
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 EnRxPadStandby:1 ; ///<
UINT32 Reserved_31_13:19; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0410_STRUCT;
// **** D18F2x09C_x0D0F_041F Register Definition ****
// Address
#define D18F2x09C_x0D0F_041F_ADDRESS 0xd0f041f
// Type
#define D18F2x09C_x0D0F_041F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_041F_Reserved_2_0_OFFSET 0
#define D18F2x09C_x0D0F_041F_Reserved_2_0_WIDTH 3
#define D18F2x09C_x0D0F_041F_Reserved_2_0_MASK 0x7
#define D18F2x09C_x0D0F_041F_RxVioLvl_OFFSET 3
#define D18F2x09C_x0D0F_041F_RxVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_041F_RxVioLvl_MASK 0x18
#define D18F2x09C_x0D0F_041F_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_041F_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_041F_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_041F
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 RxVioLvl:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_041F_STRUCT;
// **** D18F2x09C_x0D0F_0502 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0502_ADDRESS 0xd0f0502
// Type
#define D18F2x09C_x0D0F_0502_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0502_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0502_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0502_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0502_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0502_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0502_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0502_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_0502_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_0502_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_0502_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_0502_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_0502_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_0502_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_0502_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_0502_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_0502
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0502_STRUCT;
// **** D18F2x09C_x0D0F_0506 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0506_ADDRESS 0xd0f0506
// Type
#define D18F2x09C_x0D0F_0506_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0506_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0506_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0506_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0506_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0506_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0506_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0506_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_0506_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_0506_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_0506
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0506_STRUCT;
// **** D18F2x09C_x0D0F_050A Register Definition ****
// Address
#define D18F2x09C_x0D0F_050A_ADDRESS 0xd0f050a
// Type
#define D18F2x09C_x0D0F_050A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_050A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_050A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_050A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_050A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_050A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_050A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_050A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_050A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_050A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_050A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_050A_STRUCT;
// **** D18F2x09C_x0D0F_050F Register Definition ****
// Address
#define D18F2x09C_x0D0F_050F_ADDRESS 0xd0f050f
// Type
#define D18F2x09C_x0D0F_050F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_050F_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_050F_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_050F_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_050F_AlwaysEnDllClks_OFFSET 12
#define D18F2x09C_x0D0F_050F_AlwaysEnDllClks_WIDTH 3
#define D18F2x09C_x0D0F_050F_AlwaysEnDllClks_MASK 0x7000
#define D18F2x09C_x0D0F_050F_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0F_050F_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0F_050F_Reserved_31_15_MASK 0xffff8000
/// D18F2x09C_x0D0F_050F
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 AlwaysEnDllClks:3 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_050F_STRUCT;
// **** D18F2x09C_x0D0F_0510 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0510_ADDRESS 0xd0f0510
// Type
#define D18F2x09C_x0D0F_0510_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0510_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_0510_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_0510_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_0510_EnRxPadStandby_OFFSET 12
#define D18F2x09C_x0D0F_0510_EnRxPadStandby_WIDTH 1
#define D18F2x09C_x0D0F_0510_EnRxPadStandby_MASK 0x1000
#define D18F2x09C_x0D0F_0510_Reserved_31_13_OFFSET 13
#define D18F2x09C_x0D0F_0510_Reserved_31_13_WIDTH 19
#define D18F2x09C_x0D0F_0510_Reserved_31_13_MASK 0xffffe000
/// D18F2x09C_x0D0F_0510
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 EnRxPadStandby:1 ; ///<
UINT32 Reserved_31_13:19; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0510_STRUCT;
// **** D18F2x09C_x0D0F_051F Register Definition ****
// Address
#define D18F2x09C_x0D0F_051F_ADDRESS 0xd0f051f
// Type
#define D18F2x09C_x0D0F_051F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_051F_Reserved_2_0_OFFSET 0
#define D18F2x09C_x0D0F_051F_Reserved_2_0_WIDTH 3
#define D18F2x09C_x0D0F_051F_Reserved_2_0_MASK 0x7
#define D18F2x09C_x0D0F_051F_RxVioLvl_OFFSET 3
#define D18F2x09C_x0D0F_051F_RxVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_051F_RxVioLvl_MASK 0x18
#define D18F2x09C_x0D0F_051F_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_051F_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_051F_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_051F
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 RxVioLvl:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_051F_STRUCT;
// **** D18F2x09C_x0D0F_0602 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0602_ADDRESS 0xd0f0602
// Type
#define D18F2x09C_x0D0F_0602_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0602_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0602_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0602_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0602_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0602_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0602_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0602_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_0602_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_0602_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_0602_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_0602_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_0602_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_0602_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_0602_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_0602_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_0602
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0602_STRUCT;
// **** D18F2x09C_x0D0F_0606 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0606_ADDRESS 0xd0f0606
// Type
#define D18F2x09C_x0D0F_0606_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0606_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0606_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0606_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0606_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0606_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0606_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0606_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_0606_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_0606_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_0606
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0606_STRUCT;
// **** D18F2x09C_x0D0F_060A Register Definition ****
// Address
#define D18F2x09C_x0D0F_060A_ADDRESS 0xd0f060a
// Type
#define D18F2x09C_x0D0F_060A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_060A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_060A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_060A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_060A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_060A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_060A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_060A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_060A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_060A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_060A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_060A_STRUCT;
// **** D18F2x09C_x0D0F_060F Register Definition ****
// Address
#define D18F2x09C_x0D0F_060F_ADDRESS 0xd0f060f
// Type
#define D18F2x09C_x0D0F_060F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_060F_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_060F_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_060F_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_060F_AlwaysEnDllClks_OFFSET 12
#define D18F2x09C_x0D0F_060F_AlwaysEnDllClks_WIDTH 3
#define D18F2x09C_x0D0F_060F_AlwaysEnDllClks_MASK 0x7000
#define D18F2x09C_x0D0F_060F_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0F_060F_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0F_060F_Reserved_31_15_MASK 0xffff8000
/// D18F2x09C_x0D0F_060F
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 AlwaysEnDllClks:3 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_060F_STRUCT;
// **** D18F2x09C_x0D0F_0610 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0610_ADDRESS 0xd0f0610
// Type
#define D18F2x09C_x0D0F_0610_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0610_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_0610_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_0610_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_0610_EnRxPadStandby_OFFSET 12
#define D18F2x09C_x0D0F_0610_EnRxPadStandby_WIDTH 1
#define D18F2x09C_x0D0F_0610_EnRxPadStandby_MASK 0x1000
#define D18F2x09C_x0D0F_0610_Reserved_31_13_OFFSET 13
#define D18F2x09C_x0D0F_0610_Reserved_31_13_WIDTH 19
#define D18F2x09C_x0D0F_0610_Reserved_31_13_MASK 0xffffe000
/// D18F2x09C_x0D0F_0610
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 EnRxPadStandby:1 ; ///<
UINT32 Reserved_31_13:19; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0610_STRUCT;
// **** D18F2x09C_x0D0F_061F Register Definition ****
// Address
#define D18F2x09C_x0D0F_061F_ADDRESS 0xd0f061f
// Type
#define D18F2x09C_x0D0F_061F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_061F_Reserved_2_0_OFFSET 0
#define D18F2x09C_x0D0F_061F_Reserved_2_0_WIDTH 3
#define D18F2x09C_x0D0F_061F_Reserved_2_0_MASK 0x7
#define D18F2x09C_x0D0F_061F_RxVioLvl_OFFSET 3
#define D18F2x09C_x0D0F_061F_RxVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_061F_RxVioLvl_MASK 0x18
#define D18F2x09C_x0D0F_061F_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_061F_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_061F_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_061F
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 RxVioLvl:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_061F_STRUCT;
// **** D18F2x09C_x0D0F_0702 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0702_ADDRESS 0xd0f0702
// Type
#define D18F2x09C_x0D0F_0702_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0702_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0702_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0702_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0702_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0702_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0702_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0702_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_0702_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_0702_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_0702_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_0702_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_0702_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_0702_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_0702_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_0702_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_0702
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0702_STRUCT;
// **** D18F2x09C_x0D0F_0706 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0706_ADDRESS 0xd0f0706
// Type
#define D18F2x09C_x0D0F_0706_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0706_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0706_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0706_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0706_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0706_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0706_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0706_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_0706_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_0706_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_0706
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0706_STRUCT;
// **** D18F2x09C_x0D0F_070A Register Definition ****
// Address
#define D18F2x09C_x0D0F_070A_ADDRESS 0xd0f070a
// Type
#define D18F2x09C_x0D0F_070A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_070A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_070A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_070A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_070A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_070A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_070A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_070A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_070A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_070A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_070A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_070A_STRUCT;
// **** D18F2x09C_x0D0F_070F Register Definition ****
// Address
#define D18F2x09C_x0D0F_070F_ADDRESS 0xd0f070f
// Type
#define D18F2x09C_x0D0F_070F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_070F_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_070F_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_070F_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_070F_AlwaysEnDllClks_OFFSET 12
#define D18F2x09C_x0D0F_070F_AlwaysEnDllClks_WIDTH 3
#define D18F2x09C_x0D0F_070F_AlwaysEnDllClks_MASK 0x7000
#define D18F2x09C_x0D0F_070F_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0F_070F_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0F_070F_Reserved_31_15_MASK 0xffff8000
/// D18F2x09C_x0D0F_070F
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 AlwaysEnDllClks:3 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_070F_STRUCT;
// **** D18F2x09C_x0D0F_0710 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0710_ADDRESS 0xd0f0710
// Type
#define D18F2x09C_x0D0F_0710_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0710_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_0710_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_0710_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_0710_EnRxPadStandby_OFFSET 12
#define D18F2x09C_x0D0F_0710_EnRxPadStandby_WIDTH 1
#define D18F2x09C_x0D0F_0710_EnRxPadStandby_MASK 0x1000
#define D18F2x09C_x0D0F_0710_Reserved_31_13_OFFSET 13
#define D18F2x09C_x0D0F_0710_Reserved_31_13_WIDTH 19
#define D18F2x09C_x0D0F_0710_Reserved_31_13_MASK 0xffffe000
/// D18F2x09C_x0D0F_0710
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 EnRxPadStandby:1 ; ///<
UINT32 Reserved_31_13:19; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0710_STRUCT;
// **** D18F2x09C_x0D0F_071F Register Definition ****
// Address
#define D18F2x09C_x0D0F_071F_ADDRESS 0xd0f071f
// Type
#define D18F2x09C_x0D0F_071F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_071F_Reserved_2_0_OFFSET 0
#define D18F2x09C_x0D0F_071F_Reserved_2_0_WIDTH 3
#define D18F2x09C_x0D0F_071F_Reserved_2_0_MASK 0x7
#define D18F2x09C_x0D0F_071F_RxVioLvl_OFFSET 3
#define D18F2x09C_x0D0F_071F_RxVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_071F_RxVioLvl_MASK 0x18
#define D18F2x09C_x0D0F_071F_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_071F_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_071F_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_071F
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 RxVioLvl:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_071F_STRUCT;
// **** D18F2x09C_x0D0F_0F02 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0F02_ADDRESS 0xd0f0f02
// Type
#define D18F2x09C_x0D0F_0F02_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0F02_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0F02_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0F02_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0F02_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0F02_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0F02_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0F02_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_0F02_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_0F02_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_0F02_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_0F02_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_0F02_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_0F02_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_0F02_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_0F02_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_0F02
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0F02_STRUCT;
// **** D18F2x09C_x0D0F_0F06 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0F06_ADDRESS 0xd0f0f06
// Type
#define D18F2x09C_x0D0F_0F06_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0F06_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0F06_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0F06_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0F06_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0F06_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0F06_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0F06_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_0F06_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_0F06_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_0F06
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0F06_STRUCT;
// **** D18F2x09C_x0D0F_0F0A Register Definition ****
// Address
#define D18F2x09C_x0D0F_0F0A_ADDRESS 0xd0f0f0a
// Type
#define D18F2x09C_x0D0F_0F0A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0F0A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_0F0A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_0F0A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_0F0A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_0F0A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_0F0A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_0F0A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_0F0A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_0F0A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_0F0A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0F0A_STRUCT;
// **** D18F2x09C_x0D0F_0F0F Register Definition ****
// Address
#define D18F2x09C_x0D0F_0F0F_ADDRESS 0xd0f0f0f
// Type
#define D18F2x09C_x0D0F_0F0F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0F0F_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_0F0F_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_0F0F_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_0F0F_AlwaysEnDllClks_OFFSET 12
#define D18F2x09C_x0D0F_0F0F_AlwaysEnDllClks_WIDTH 3
#define D18F2x09C_x0D0F_0F0F_AlwaysEnDllClks_MASK 0x7000
#define D18F2x09C_x0D0F_0F0F_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0F_0F0F_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0F_0F0F_Reserved_31_15_MASK 0xffff8000
/// D18F2x09C_x0D0F_0F0F
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 AlwaysEnDllClks:3 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0F0F_STRUCT;
// **** D18F2x09C_x0D0F_0F10 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0F10_ADDRESS 0xd0f0f10
// Type
#define D18F2x09C_x0D0F_0F10_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0F10_Reserved_11_0_OFFSET 0
#define D18F2x09C_x0D0F_0F10_Reserved_11_0_WIDTH 12
#define D18F2x09C_x0D0F_0F10_Reserved_11_0_MASK 0xfff
#define D18F2x09C_x0D0F_0F10_EnRxPadStandby_OFFSET 12
#define D18F2x09C_x0D0F_0F10_EnRxPadStandby_WIDTH 1
#define D18F2x09C_x0D0F_0F10_EnRxPadStandby_MASK 0x1000
#define D18F2x09C_x0D0F_0F10_Reserved_31_13_OFFSET 13
#define D18F2x09C_x0D0F_0F10_Reserved_31_13_WIDTH 19
#define D18F2x09C_x0D0F_0F10_Reserved_31_13_MASK 0xffffe000
/// D18F2x09C_x0D0F_0F10
typedef union {
struct { ///<
UINT32 Reserved_11_0:12; ///<
UINT32 EnRxPadStandby:1 ; ///<
UINT32 Reserved_31_13:19; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0F10_STRUCT;
// **** D18F2x09C_x0D0F_0F13 Register Definition ****
// Address
#define D18F2x09C_x0D0F_0F13_ADDRESS 0xd0f0f13
// Type
#define D18F2x09C_x0D0F_0F13_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0F13_DllDisEarlyL_OFFSET 0
#define D18F2x09C_x0D0F_0F13_DllDisEarlyL_WIDTH 1
#define D18F2x09C_x0D0F_0F13_DllDisEarlyL_MASK 0x1
#define D18F2x09C_x0D0F_0F13_DllDisEarlyU_OFFSET 1
#define D18F2x09C_x0D0F_0F13_DllDisEarlyU_WIDTH 1
#define D18F2x09C_x0D0F_0F13_DllDisEarlyU_MASK 0x2
#define D18F2x09C_x0D0F_0F13_Reserved_6_2_OFFSET 2
#define D18F2x09C_x0D0F_0F13_Reserved_6_2_WIDTH 5
#define D18F2x09C_x0D0F_0F13_Reserved_6_2_MASK 0x7c
#define D18F2x09C_x0D0F_0F13_RxDqsUDllPowerDown_OFFSET 7
#define D18F2x09C_x0D0F_0F13_RxDqsUDllPowerDown_WIDTH 1
#define D18F2x09C_x0D0F_0F13_RxDqsUDllPowerDown_MASK 0x80
#define D18F2x09C_x0D0F_0F13_Reserved_13_8_OFFSET 8
#define D18F2x09C_x0D0F_0F13_Reserved_13_8_WIDTH 6
#define D18F2x09C_x0D0F_0F13_Reserved_13_8_MASK 0x3f00
#define D18F2x09C_x0D0F_0F13_ProcOdtAdv_OFFSET 14
#define D18F2x09C_x0D0F_0F13_ProcOdtAdv_WIDTH 1
#define D18F2x09C_x0D0F_0F13_ProcOdtAdv_MASK 0x4000
#define D18F2x09C_x0D0F_0F13_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0F_0F13_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0F_0F13_Reserved_31_15_MASK 0xffff8000
/// D18F2x09C_x0D0F_0F13
typedef union {
struct { ///<
UINT32 DllDisEarlyL:1 ; ///<
UINT32 DllDisEarlyU:1 ; ///<
UINT32 Reserved_6_2:5 ; ///<
UINT32 RxDqsUDllPowerDown:1 ; ///<
UINT32 Reserved_13_8:6 ; ///<
UINT32 ProcOdtAdv:1 ; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0F13_STRUCT;
// **** D18F2x09C_x0D0F_0F1F Register Definition ****
// Address
#define D18F2x09C_x0D0F_0F1F_ADDRESS 0xd0f0f1f
// Type
#define D18F2x09C_x0D0F_0F1F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_0F1F_Reserved_2_0_OFFSET 0
#define D18F2x09C_x0D0F_0F1F_Reserved_2_0_WIDTH 3
#define D18F2x09C_x0D0F_0F1F_Reserved_2_0_MASK 0x7
#define D18F2x09C_x0D0F_0F1F_RxVioLvl_OFFSET 3
#define D18F2x09C_x0D0F_0F1F_RxVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_0F1F_RxVioLvl_MASK 0x18
#define D18F2x09C_x0D0F_0F1F_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_0F1F_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_0F1F_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_0F1F
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 RxVioLvl:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_0F1F_STRUCT;
// **** D18F2x09C_x0D0F_2002 Register Definition ****
// Address
#define D18F2x09C_x0D0F_2002_ADDRESS 0xd0f2002
// Type
#define D18F2x09C_x0D0F_2002_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_2002_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_2002_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_2002_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_2002_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_2002_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_2002_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_2002_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_2002_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_2002_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_2002_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_2002_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_2002_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_2002_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_2002_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_2002_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_2002
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_2002_STRUCT;
// **** D18F2x09C_x0D0F_201F Register Definition ****
// Address
#define D18F2x09C_x0D0F_201F_ADDRESS 0xd0f201f
// Type
#define D18F2x09C_x0D0F_201F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_201F_Reserved_2_0_OFFSET 0
#define D18F2x09C_x0D0F_201F_Reserved_2_0_WIDTH 3
#define D18F2x09C_x0D0F_201F_Reserved_2_0_MASK 0x7
#define D18F2x09C_x0D0F_201F_RxVioLvl_OFFSET 3
#define D18F2x09C_x0D0F_201F_RxVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_201F_RxVioLvl_MASK 0x18
#define D18F2x09C_x0D0F_201F_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_201F_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_201F_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_201F
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 RxVioLvl:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_201F_STRUCT;
// **** D18F2x09C_x0D0F_2030 Register Definition ****
// Address
#define D18F2x09C_x0D0F_2030_ADDRESS 0xd0f2030
// Type
#define D18F2x09C_x0D0F_2030_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_2030_Reserved_3_0_OFFSET 0
#define D18F2x09C_x0D0F_2030_Reserved_3_0_WIDTH 4
#define D18F2x09C_x0D0F_2030_Reserved_3_0_MASK 0xf
#define D18F2x09C_x0D0F_2030_PwrDn_OFFSET 4
#define D18F2x09C_x0D0F_2030_PwrDn_WIDTH 1
#define D18F2x09C_x0D0F_2030_PwrDn_MASK 0x10
#define D18F2x09C_x0D0F_2030_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_2030_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_2030_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_2030
typedef union {
struct { ///<
UINT32 Reserved_3_0:4 ; ///<
UINT32 PwrDn:1 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_2030_STRUCT;
// **** D18F2x09C_x0D0F_2102 Register Definition ****
// Address
#define D18F2x09C_x0D0F_2102_ADDRESS 0xd0f2102
// Type
#define D18F2x09C_x0D0F_2102_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_2102_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_2102_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_2102_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_2102_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_2102_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_2102_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_2102_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_2102_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_2102_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_2102_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_2102_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_2102_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_2102_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_2102_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_2102_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_2102
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_2102_STRUCT;
// **** D18F2x09C_x0D0F_211F Register Definition ****
// Address
#define D18F2x09C_x0D0F_211F_ADDRESS 0xd0f211f
// Type
#define D18F2x09C_x0D0F_211F_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_211F_Reserved_2_0_OFFSET 0
#define D18F2x09C_x0D0F_211F_Reserved_2_0_WIDTH 3
#define D18F2x09C_x0D0F_211F_Reserved_2_0_MASK 0x7
#define D18F2x09C_x0D0F_211F_RxVioLvl_OFFSET 3
#define D18F2x09C_x0D0F_211F_RxVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_211F_RxVioLvl_MASK 0x18
#define D18F2x09C_x0D0F_211F_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_211F_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_211F_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_211F
typedef union {
struct { ///<
UINT32 Reserved_2_0:3 ; ///<
UINT32 RxVioLvl:2 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_211F_STRUCT;
// **** D18F2x09C_x0D0F_2130 Register Definition ****
// Address
#define D18F2x09C_x0D0F_2130_ADDRESS 0xd0f2130
// Type
#define D18F2x09C_x0D0F_2130_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_2130_Reserved_3_0_OFFSET 0
#define D18F2x09C_x0D0F_2130_Reserved_3_0_WIDTH 4
#define D18F2x09C_x0D0F_2130_Reserved_3_0_MASK 0xf
#define D18F2x09C_x0D0F_2130_PwrDn_OFFSET 4
#define D18F2x09C_x0D0F_2130_PwrDn_WIDTH 1
#define D18F2x09C_x0D0F_2130_PwrDn_MASK 0x10
#define D18F2x09C_x0D0F_2130_Reserved_31_5_OFFSET 5
#define D18F2x09C_x0D0F_2130_Reserved_31_5_WIDTH 27
#define D18F2x09C_x0D0F_2130_Reserved_31_5_MASK 0xffffffe0
/// D18F2x09C_x0D0F_2130
typedef union {
struct { ///<
UINT32 Reserved_3_0:4 ; ///<
UINT32 PwrDn:1 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_2130_STRUCT;
// Field Data
#define D18F2x09C_x0D0F_4009_Reserved_1_0_OFFSET 0
#define D18F2x09C_x0D0F_4009_Reserved_1_0_WIDTH 2
#define D18F2x09C_x0D0F_4009_Reserved_1_0_MASK 0x3
#define D18F2x09C_x0D0F_4009_ComparatorAdjust_OFFSET 2
#define D18F2x09C_x0D0F_4009_ComparatorAdjust_WIDTH 2
#define D18F2x09C_x0D0F_4009_ComparatorAdjust_MASK 0xc
#define D18F2x09C_x0D0F_4009_Reserved_13_4_OFFSET 4
#define D18F2x09C_x0D0F_4009_Reserved_13_4_WIDTH 10
#define D18F2x09C_x0D0F_4009_Reserved_13_4_MASK 0x3ff0
#define D18F2x09C_x0D0F_4009_CmpVioLvl_OFFSET 14
#define D18F2x09C_x0D0F_4009_CmpVioLvl_WIDTH 2
#define D18F2x09C_x0D0F_4009_CmpVioLvl_MASK 0xc000
#define D18F2x09C_x0D0F_4009_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_4009_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_4009_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_4009
typedef union {
struct { ///<
UINT32 Reserved_1_0:2 ; ///<
UINT32 ComparatorAdjust:2 ; ///<
UINT32 Reserved_13_4:10; ///<
UINT32 CmpVioLvl:2 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_4009_STRUCT;
// **** D18F2x09C_x0D0F_8002 Register Definition ****
// Address
#define D18F2x09C_x0D0F_8002_ADDRESS 0xd0f8002
// Type
#define D18F2x09C_x0D0F_8002_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_8002_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_8002_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_8002_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_8002_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_8002_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_8002_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_8002_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_8002_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_8002_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_8002_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_8002_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_8002_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_8002_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_8002_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_8002_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_8002
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_8002_STRUCT;
// **** D18F2x09C_x0D0F_8006 Register Definition ****
// Address
#define D18F2x09C_x0D0F_8006_ADDRESS 0xd0f8006
// Type
#define D18F2x09C_x0D0F_8006_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_8006_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_8006_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_8006_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_8006_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_8006_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_8006_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_8006_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_8006_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_8006_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_8006
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_8006_STRUCT;
// **** D18F2x09C_x0D0F_800A Register Definition ****
// Address
#define D18F2x09C_x0D0F_800A_ADDRESS 0xd0f800a
// Type
#define D18F2x09C_x0D0F_800A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_800A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_800A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_800A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_800A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_800A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_800A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_800A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_800A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_800A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_800A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_800A_STRUCT;
// **** D18F2x09C_x0D0F_8102 Register Definition ****
// Address
#define D18F2x09C_x0D0F_8102_ADDRESS 0xd0f8102
// Type
#define D18F2x09C_x0D0F_8102_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_8102_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_8102_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_8102_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_8102_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_8102_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_8102_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_8102_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_8102_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_8102_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_8102_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_8102_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_8102_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_8102_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_8102_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_8102_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_8102
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_8102_STRUCT;
// **** D18F2x09C_x0D0F_8106 Register Definition ****
// Address
#define D18F2x09C_x0D0F_8106_ADDRESS 0xd0f8106
// Type
#define D18F2x09C_x0D0F_8106_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_8106_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_8106_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_8106_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_8106_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_8106_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_8106_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_8106_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_8106_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_8106_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_8106
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_8106_STRUCT;
// **** D18F2x09C_x0D0F_810A Register Definition ****
// Address
#define D18F2x09C_x0D0F_810A_ADDRESS 0xd0f810a
// Type
#define D18F2x09C_x0D0F_810A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_810A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_810A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_810A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_810A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_810A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_810A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_810A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_810A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_810A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_810A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_810A_STRUCT;
// **** D18F2x09C_x0D0F_C000 Register Definition ****
// Address
#define D18F2x09C_x0D0F_C000_ADDRESS 0xd0fc000
// Type
#define D18F2x09C_x0D0F_C000_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_C000_Reserved_7_0_OFFSET 0
#define D18F2x09C_x0D0F_C000_Reserved_7_0_WIDTH 8
#define D18F2x09C_x0D0F_C000_Reserved_7_0_MASK 0xff
#define D18F2x09C_x0D0F_C000_LowPowerDrvStrengthEn_OFFSET 8
#define D18F2x09C_x0D0F_C000_LowPowerDrvStrengthEn_WIDTH 1
#define D18F2x09C_x0D0F_C000_LowPowerDrvStrengthEn_MASK 0x100
#define D18F2x09C_x0D0F_C000_Reserved_31_9_OFFSET 9
#define D18F2x09C_x0D0F_C000_Reserved_31_9_WIDTH 23
#define D18F2x09C_x0D0F_C000_Reserved_31_9_MASK 0xfffffe00
/// D18F2x09C_x0D0F_C000
typedef union {
struct { ///<
UINT32 Reserved_7_0:8 ; ///<
UINT32 LowPowerDrvStrengthEn:1 ; ///<
UINT32 Reserved_31_9:23; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_C000_STRUCT;
// **** D18F2x09C_x0D0F_C002 Register Definition ****
// Address
#define D18F2x09C_x0D0F_C002_ADDRESS 0xd0fc002
// Type
#define D18F2x09C_x0D0F_C002_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_C002_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_C002_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_C002_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_C002_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_C002_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_C002_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_C002_Reserved_14_12_OFFSET 12
#define D18F2x09C_x0D0F_C002_Reserved_14_12_WIDTH 3
#define D18F2x09C_x0D0F_C002_Reserved_14_12_MASK 0x7000
#define D18F2x09C_x0D0F_C002_ValidTxAndPre_OFFSET 15
#define D18F2x09C_x0D0F_C002_ValidTxAndPre_WIDTH 1
#define D18F2x09C_x0D0F_C002_ValidTxAndPre_MASK 0x8000
#define D18F2x09C_x0D0F_C002_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_C002_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_C002_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_C002
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_14_12:3 ; ///<
UINT32 ValidTxAndPre:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_C002_STRUCT;
// **** D18F2x09C_x0D0F_C006 Register Definition ****
// Address
#define D18F2x09C_x0D0F_C006_ADDRESS 0xd0fc006
// Type
#define D18F2x09C_x0D0F_C006_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_C006_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_C006_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_C006_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_C006_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_C006_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_C006_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_C006_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_C006_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_C006_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_C006
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_C006_STRUCT;
// **** D18F2x09C_x0D0F_C00A Register Definition ****
// Address
#define D18F2x09C_x0D0F_C00A_ADDRESS 0xd0fc00a
// Type
#define D18F2x09C_x0D0F_C00A_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_C00A_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_C00A_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_C00A_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_C00A_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_C00A_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_C00A_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_C00A_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_C00A_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_C00A_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_C00A
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_C00A_STRUCT;
// **** D18F2x09C_x0D0F_C00E Register Definition ****
// Address
#define D18F2x09C_x0D0F_C00E_ADDRESS 0xd0fc00e
// Type
#define D18F2x09C_x0D0F_C00E_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_C00E_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_C00E_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_C00E_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_C00E_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_C00E_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_C00E_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_C00E_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_C00E_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_C00E_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_C00E
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_C00E_STRUCT;
// **** D18F2x09C_x0D0F_C012 Register Definition ****
// Address
#define D18F2x09C_x0D0F_C012_ADDRESS 0xd0fc012
// Type
#define D18F2x09C_x0D0F_C012_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_C012_TxPreN_OFFSET 0
#define D18F2x09C_x0D0F_C012_TxPreN_WIDTH 6
#define D18F2x09C_x0D0F_C012_TxPreN_MASK 0x3f
#define D18F2x09C_x0D0F_C012_TxPreP_OFFSET 6
#define D18F2x09C_x0D0F_C012_TxPreP_WIDTH 6
#define D18F2x09C_x0D0F_C012_TxPreP_MASK 0xfc0
#define D18F2x09C_x0D0F_C012_Reserved_31_12_OFFSET 12
#define D18F2x09C_x0D0F_C012_Reserved_31_12_WIDTH 20
#define D18F2x09C_x0D0F_C012_Reserved_31_12_MASK 0xfffff000
/// D18F2x09C_x0D0F_C012
typedef union {
struct { ///<
UINT32 TxPreN:6 ; ///<
UINT32 TxPreP:6 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_C012_STRUCT;
// **** D18F2x09C_x0D0F_E006 Register Definition ****
// Address
#define D18F2x09C_x0D0F_E006_ADDRESS 0xd0fe006
// Type
#define D18F2x09C_x0D0F_E006_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_E006_PllLockTime_OFFSET 0
#define D18F2x09C_x0D0F_E006_PllLockTime_WIDTH 16
#define D18F2x09C_x0D0F_E006_PllLockTime_MASK 0xffff
#define D18F2x09C_x0D0F_E006_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_E006_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_E006_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_E006
typedef union {
struct { ///<
UINT32 PllLockTime:16; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_E006_STRUCT;
// **** D18F2x09C_x0D0F_E013 Register Definition ****
// Address
#define D18F2x09C_x0D0F_E013_ADDRESS 0xd0fe013
// Type
#define D18F2x09C_x0D0F_E013_TYPE TYPE_D18F2x09C
// Field Data
#define D18F2x09C_x0D0F_E013_PllRegWaitTime_OFFSET 0
#define D18F2x09C_x0D0F_E013_PllRegWaitTime_WIDTH 16
#define D18F2x09C_x0D0F_E013_PllRegWaitTime_MASK 0xffff
#define D18F2x09C_x0D0F_E013_Reserved_31_16_OFFSET 16
#define D18F2x09C_x0D0F_E013_Reserved_31_16_WIDTH 16
#define D18F2x09C_x0D0F_E013_Reserved_31_16_MASK 0xffff0000
/// D18F2x09C_x0D0F_E013
typedef union {
struct { ///<
UINT32 PllRegWaitTime:16; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0F_E013_STRUCT;
// **** DxF0xE4_x02 Register Definition ****
// Address
#define DxF0xE4_x02_ADDRESS 0x2
// Type
#define DxF0xE4_x02_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_x02_Reserved_14_0_OFFSET 0
#define DxF0xE4_x02_Reserved_14_0_WIDTH 15
#define DxF0xE4_x02_Reserved_14_0_MASK 0x7fff
#define DxF0xE4_x02_RegsLcAllowTxL1Control_OFFSET 15
#define DxF0xE4_x02_RegsLcAllowTxL1Control_WIDTH 1
#define DxF0xE4_x02_RegsLcAllowTxL1Control_MASK 0x8000
#define DxF0xE4_x02_Reserved_31_16_OFFSET 16
#define DxF0xE4_x02_Reserved_31_16_WIDTH 16
#define DxF0xE4_x02_Reserved_31_16_MASK 0xffff0000
/// DxF0xE4_x02
typedef union {
struct { ///<
UINT32 Reserved_14_0:15; ///<
UINT32 RegsLcAllowTxL1Control:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_x02_STRUCT;
// **** DxF0xE4_x20 Register Definition ****
// Address
#define DxF0xE4_x20_ADDRESS 0x20
// Type
#define DxF0xE4_x20_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_x20_Reserved_14_0_OFFSET 0
#define DxF0xE4_x20_Reserved_14_0_WIDTH 15
#define DxF0xE4_x20_Reserved_14_0_MASK 0x7fff
#define DxF0xE4_x20_TxFlushTlpDis_OFFSET 15
#define DxF0xE4_x20_TxFlushTlpDis_WIDTH 1
#define DxF0xE4_x20_TxFlushTlpDis_MASK 0x8000
#define DxF0xE4_x20_Reserved_31_16_OFFSET 16
#define DxF0xE4_x20_Reserved_31_16_WIDTH 16
#define DxF0xE4_x20_Reserved_31_16_MASK 0xffff0000
/// DxF0xE4_x20
typedef union {
struct { ///<
UINT32 Reserved_14_0:15; ///<
UINT32 TxFlushTlpDis:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_x20_STRUCT;
// **** DxF0xE4_x50 Register Definition ****
// Address
#define DxF0xE4_x50_ADDRESS 0x50
// Type
#define DxF0xE4_x50_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_x50_PortLaneReversal_OFFSET 0
#define DxF0xE4_x50_PortLaneReversal_WIDTH 1
#define DxF0xE4_x50_PortLaneReversal_MASK 0x1
#define DxF0xE4_x50_PhyLinkWidth_OFFSET 1
#define DxF0xE4_x50_PhyLinkWidth_WIDTH 6
#define DxF0xE4_x50_PhyLinkWidth_MASK 0x7e
#define DxF0xE4_x50_Reserved_31_7_OFFSET 7
#define DxF0xE4_x50_Reserved_31_7_WIDTH 25
#define DxF0xE4_x50_Reserved_31_7_MASK 0xffffff80
/// DxF0xE4_x50
typedef union {
struct { ///<
UINT32 PortLaneReversal:1 ; ///<
UINT32 PhyLinkWidth:6 ; ///<
UINT32 Reserved_31_7:25; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_x50_STRUCT;
// **** DxF0xE4_x70 Register Definition ****
// Address
#define DxF0xE4_x70_ADDRESS 0x70
// Type
#define DxF0xE4_x70_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_x70_Reserved_15_0_OFFSET 0
#define DxF0xE4_x70_Reserved_15_0_WIDTH 16
#define DxF0xE4_x70_Reserved_15_0_MASK 0xffff
#define DxF0xE4_x70_RxRcbCplTimeout_OFFSET 16
#define DxF0xE4_x70_RxRcbCplTimeout_WIDTH 3
#define DxF0xE4_x70_RxRcbCplTimeout_MASK 0x70000
#define DxF0xE4_x70_RxRcbCplTimeoutMode_OFFSET 19
#define DxF0xE4_x70_RxRcbCplTimeoutMode_WIDTH 1
#define DxF0xE4_x70_RxRcbCplTimeoutMode_MASK 0x80000
#define DxF0xE4_x70_Reserved_31_20_OFFSET 20
#define DxF0xE4_x70_Reserved_31_20_WIDTH 12
#define DxF0xE4_x70_Reserved_31_20_MASK 0xfff00000
/// DxF0xE4_x70
typedef union {
struct { ///<
UINT32 Reserved_15_0:16; ///<
UINT32 RxRcbCplTimeout:3 ; ///<
UINT32 RxRcbCplTimeoutMode:1 ; ///<
UINT32 Reserved_31_20:12; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_x70_STRUCT;
// **** DxF0xE4_xA0 Register Definition ****
// Address
#define DxF0xE4_xA0_ADDRESS 0xa0
// Type
#define DxF0xE4_xA0_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_xA0_Reserved_3_0_OFFSET 0
#define DxF0xE4_xA0_Reserved_3_0_WIDTH 4
#define DxF0xE4_xA0_Reserved_3_0_MASK 0xf
#define DxF0xE4_xA0_Lc16xClearTxPipe_OFFSET 4
#define DxF0xE4_xA0_Lc16xClearTxPipe_WIDTH 4
#define DxF0xE4_xA0_Lc16xClearTxPipe_MASK 0xf0
#define DxF0xE4_xA0_LcL0sInactivity_OFFSET 8
#define DxF0xE4_xA0_LcL0sInactivity_WIDTH 4
#define DxF0xE4_xA0_LcL0sInactivity_MASK 0xf00
#define DxF0xE4_xA0_LcL1Inactivity_OFFSET 12
#define DxF0xE4_xA0_LcL1Inactivity_WIDTH 4
#define DxF0xE4_xA0_LcL1Inactivity_MASK 0xf000
#define DxF0xE4_xA0_Reserved_22_16_OFFSET 16
#define DxF0xE4_xA0_Reserved_22_16_WIDTH 7
#define DxF0xE4_xA0_Reserved_22_16_MASK 0x7f0000
#define DxF0xE4_xA0_LcL1ImmediateAck_OFFSET 23
#define DxF0xE4_xA0_LcL1ImmediateAck_WIDTH 1
#define DxF0xE4_xA0_LcL1ImmediateAck_MASK 0x800000
#define DxF0xE4_xA0_Reserved_31_24_OFFSET 24
#define DxF0xE4_xA0_Reserved_31_24_WIDTH 8
#define DxF0xE4_xA0_Reserved_31_24_MASK 0xff000000
/// DxF0xE4_xA0
typedef union {
struct { ///<
UINT32 Reserved_3_0:4 ; ///<
UINT32 Lc16xClearTxPipe:4 ; ///<
UINT32 LcL0sInactivity:4 ; ///<
UINT32 LcL1Inactivity:4 ; ///<
UINT32 Reserved_22_16:7 ; ///<
UINT32 LcL1ImmediateAck:1 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_xA0_STRUCT;
// **** DxF0xE4_xA1 Register Definition ****
// Address
#define DxF0xE4_xA1_ADDRESS 0xa1
// Type
#define DxF0xE4_xA1_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_xA1_Reserved_10_0_OFFSET 0
#define DxF0xE4_xA1_Reserved_10_0_WIDTH 11
#define DxF0xE4_xA1_Reserved_10_0_MASK 0x7ff
#define DxF0xE4_xA1_LcDontGotoL0sifL1Armed_OFFSET 11
#define DxF0xE4_xA1_LcDontGotoL0sifL1Armed_WIDTH 1
#define DxF0xE4_xA1_LcDontGotoL0sifL1Armed_MASK 0x800
#define DxF0xE4_xA1_LcInitSpdChgWithCsrEn_OFFSET 12
#define DxF0xE4_xA1_LcInitSpdChgWithCsrEn_WIDTH 1
#define DxF0xE4_xA1_LcInitSpdChgWithCsrEn_MASK 0x1000
#define DxF0xE4_xA1_Reserved_31_13_OFFSET 13
#define DxF0xE4_xA1_Reserved_31_13_WIDTH 19
#define DxF0xE4_xA1_Reserved_31_13_MASK 0xffffe000
/// DxF0xE4_xA1
typedef union {
struct { ///<
UINT32 Reserved_10_0:11; ///<
UINT32 LcDontGotoL0sifL1Armed:1 ; ///<
UINT32 LcInitSpdChgWithCsrEn:1 ; ///<
UINT32 Reserved_31_13:19; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_xA1_STRUCT;
// **** DxF0xE4_xA2 Register Definition ****
// Address
#define DxF0xE4_xA2_ADDRESS 0xa2
// Type
#define DxF0xE4_xA2_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_xA2_LcLinkWidth_OFFSET 0
#define DxF0xE4_xA2_LcLinkWidth_WIDTH 3
#define DxF0xE4_xA2_LcLinkWidth_MASK 0x7
#define DxF0xE4_xA2_Reserved_3_3_OFFSET 3
#define DxF0xE4_xA2_Reserved_3_3_WIDTH 1
#define DxF0xE4_xA2_Reserved_3_3_MASK 0x8
#define DxF0xE4_xA2_LcLinkWidthRd_OFFSET 4
#define DxF0xE4_xA2_LcLinkWidthRd_WIDTH 3
#define DxF0xE4_xA2_LcLinkWidthRd_MASK 0x70
#define DxF0xE4_xA2_LcReconfigArcMissingEscape_OFFSET 7
#define DxF0xE4_xA2_LcReconfigArcMissingEscape_WIDTH 1
#define DxF0xE4_xA2_LcReconfigArcMissingEscape_MASK 0x80
#define DxF0xE4_xA2_LcReconfigNow_OFFSET 8
#define DxF0xE4_xA2_LcReconfigNow_WIDTH 1
#define DxF0xE4_xA2_LcReconfigNow_MASK 0x100
#define DxF0xE4_xA2_LcRenegotiationSupport_OFFSET 9
#define DxF0xE4_xA2_LcRenegotiationSupport_WIDTH 1
#define DxF0xE4_xA2_LcRenegotiationSupport_MASK 0x200
#define DxF0xE4_xA2_LcRenegotiateEn_OFFSET 10
#define DxF0xE4_xA2_LcRenegotiateEn_WIDTH 1
#define DxF0xE4_xA2_LcRenegotiateEn_MASK 0x400
#define DxF0xE4_xA2_LcShortReconfigEn_OFFSET 11
#define DxF0xE4_xA2_LcShortReconfigEn_WIDTH 1
#define DxF0xE4_xA2_LcShortReconfigEn_MASK 0x800
#define DxF0xE4_xA2_LcUpconfigureSupport_OFFSET 12
#define DxF0xE4_xA2_LcUpconfigureSupport_WIDTH 1
#define DxF0xE4_xA2_LcUpconfigureSupport_MASK 0x1000
#define DxF0xE4_xA2_LcUpconfigureDis_OFFSET 13
#define DxF0xE4_xA2_LcUpconfigureDis_WIDTH 1
#define DxF0xE4_xA2_LcUpconfigureDis_MASK 0x2000
#define DxF0xE4_xA2_Reserved_19_14_OFFSET 14
#define DxF0xE4_xA2_Reserved_19_14_WIDTH 6
#define DxF0xE4_xA2_Reserved_19_14_MASK 0xfc000
#define DxF0xE4_xA2_LcUpconfigCapable_OFFSET 20
#define DxF0xE4_xA2_LcUpconfigCapable_WIDTH 1
#define DxF0xE4_xA2_LcUpconfigCapable_MASK 0x100000
#define DxF0xE4_xA2_LcDynLanesPwrState_OFFSET 21
#define DxF0xE4_xA2_LcDynLanesPwrState_WIDTH 2
#define DxF0xE4_xA2_LcDynLanesPwrState_MASK 0x600000
#define DxF0xE4_xA2_Reserved_31_23_OFFSET 23
#define DxF0xE4_xA2_Reserved_31_23_WIDTH 9
#define DxF0xE4_xA2_Reserved_31_23_MASK 0xff800000
/// DxF0xE4_xA2
typedef union {
struct { ///<
UINT32 LcLinkWidth:3 ; ///<
UINT32 Reserved_3_3:1 ; ///<
UINT32 LcLinkWidthRd:3 ; ///<
UINT32 LcReconfigArcMissingEscape:1 ; ///<
UINT32 LcReconfigNow:1 ; ///<
UINT32 LcRenegotiationSupport:1 ; ///<
UINT32 LcRenegotiateEn:1 ; ///<
UINT32 LcShortReconfigEn:1 ; ///<
UINT32 LcUpconfigureSupport:1 ; ///<
UINT32 LcUpconfigureDis:1 ; ///<
UINT32 Reserved_19_14:6 ; ///<
UINT32 LcUpconfigCapable:1 ; ///<
UINT32 LcDynLanesPwrState:2 ; ///<
UINT32 Reserved_31_23:9 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_xA2_STRUCT;
// **** DxF0xE4_xA3 Register Definition ****
// Address
#define DxF0xE4_xA3_ADDRESS 0xa3
// Type
#define DxF0xE4_xA3_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_xA3_Reserved_8_0_OFFSET 0
#define DxF0xE4_xA3_Reserved_8_0_WIDTH 9
#define DxF0xE4_xA3_Reserved_8_0_MASK 0x1ff
#define DxF0xE4_xA3_LcXmitFtsBeforeRecovery_OFFSET 9
#define DxF0xE4_xA3_LcXmitFtsBeforeRecovery_WIDTH 1
#define DxF0xE4_xA3_LcXmitFtsBeforeRecovery_MASK 0x200
#define DxF0xE4_xA3_Reserved_31_10_OFFSET 10
#define DxF0xE4_xA3_Reserved_31_10_WIDTH 22
#define DxF0xE4_xA3_Reserved_31_10_MASK 0xfffffc00
/// DxF0xE4_xA3
typedef union {
struct { ///<
UINT32 Reserved_8_0:9 ; ///<
UINT32 LcXmitFtsBeforeRecovery:1 ; ///<
UINT32 Reserved_31_10:22; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_xA3_STRUCT;
/// DxF0xE4_xA4
typedef union {
struct { ///<
UINT32 LcGen2EnStrap:1 ; ///<
UINT32 Reserved_3_1:3 ; ///<
UINT32 LcForceDisSwSpeedChange:1 ; ///<
UINT32 Reserved_6_5:2 ; ///<
UINT32 LcInitiateLinkSpeedChange:1 ; ///<
UINT32 Reserved_9_8:2 ; ///<
UINT32 LcSpeedChangeAttemptFailed:1 ; ///<
UINT32 Reserved_17_11:7 ; ///<
UINT32 LcGoToRecovery:1 ; ///<
UINT32 Reserved_23_19:5 ; ///<
UINT32 LcOtherSideSupportsGen2:1 ; ///<
UINT32 Reserved_28_25:4 ; ///<
UINT32 LcMultUpstreamAutoSpdChngEn:1 ; ///<
UINT32 Reserved_31_30:2 ; ///<
} Field; ///<
UINT32 Value; ///<
} ex548_STRUCT;
// **** DxF0xE4_xA5 Register Definition ****
// Address
#define DxF0xE4_xA5_ADDRESS 0xa5
// Type
#define DxF0xE4_xA5_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_xA5_LcCurrentState_OFFSET 0
#define DxF0xE4_xA5_LcCurrentState_WIDTH 6
#define DxF0xE4_xA5_LcCurrentState_MASK 0x3f
#define DxF0xE4_xA5_Reserved_7_6_OFFSET 6
#define DxF0xE4_xA5_Reserved_7_6_WIDTH 2
#define DxF0xE4_xA5_Reserved_7_6_MASK 0xc0
#define DxF0xE4_xA5_LcPrevState1_OFFSET 8
#define DxF0xE4_xA5_LcPrevState1_WIDTH 6
#define DxF0xE4_xA5_LcPrevState1_MASK 0x3f00
#define DxF0xE4_xA5_Reserved_15_14_OFFSET 14
#define DxF0xE4_xA5_Reserved_15_14_WIDTH 2
#define DxF0xE4_xA5_Reserved_15_14_MASK 0xc000
#define DxF0xE4_xA5_LcPrevState2_OFFSET 16
#define DxF0xE4_xA5_LcPrevState2_WIDTH 6
#define DxF0xE4_xA5_LcPrevState2_MASK 0x3f0000
#define DxF0xE4_xA5_Reserved_23_22_OFFSET 22
#define DxF0xE4_xA5_Reserved_23_22_WIDTH 2
#define DxF0xE4_xA5_Reserved_23_22_MASK 0xc00000
#define DxF0xE4_xA5_LcPrevState3_OFFSET 24
#define DxF0xE4_xA5_LcPrevState3_WIDTH 6
#define DxF0xE4_xA5_LcPrevState3_MASK 0x3f000000
#define DxF0xE4_xA5_Reserved_31_30_OFFSET 30
#define DxF0xE4_xA5_Reserved_31_30_WIDTH 2
#define DxF0xE4_xA5_Reserved_31_30_MASK 0xc0000000
/// DxF0xE4_xA5
typedef union {
struct { ///<
UINT32 LcCurrentState:6 ; ///<
UINT32 Reserved_7_6:2 ; ///<
UINT32 LcPrevState1:6 ; ///<
UINT32 Reserved_15_14:2 ; ///<
UINT32 LcPrevState2:6 ; ///<
UINT32 Reserved_23_22:2 ; ///<
UINT32 LcPrevState3:6 ; ///<
UINT32 Reserved_31_30:2 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_xA5_STRUCT;
// **** DxF0xE4_xB1 Register Definition ****
// Address
#define DxF0xE4_xB1_ADDRESS 0xb1
// Type
#define DxF0xE4_xB1_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_xB1_Reserved_18_0_OFFSET 0
#define DxF0xE4_xB1_Reserved_18_0_WIDTH 19
#define DxF0xE4_xB1_Reserved_18_0_MASK 0x7ffff
#define DxF0xE4_xB1_LcDeassertRxEnInL0s_OFFSET 19
#define DxF0xE4_xB1_LcDeassertRxEnInL0s_WIDTH 1
#define DxF0xE4_xB1_LcDeassertRxEnInL0s_MASK 0x80000
#define DxF0xE4_xB1_LcBlockElIdleinL0_OFFSET 20
#define DxF0xE4_xB1_LcBlockElIdleinL0_WIDTH 1
#define DxF0xE4_xB1_LcBlockElIdleinL0_MASK 0x100000
#define DxF0xE4_xB1_Reserved_31_21_OFFSET 21
#define DxF0xE4_xB1_Reserved_31_21_WIDTH 11
#define DxF0xE4_xB1_Reserved_31_21_MASK 0xffe00000
/// DxF0xE4_xB1
typedef union {
struct { ///<
UINT32 Reserved_18_0:19; ///<
UINT32 LcDeassertRxEnInL0s:1 ; ///<
UINT32 LcBlockElIdleinL0:1 ; ///<
UINT32 Reserved_31_21:11; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_xB1_STRUCT;
// **** DxF0xE4_xC0 Register Definition ****
// Address
#define DxF0xE4_xC0_ADDRESS 0xc0
// Type
#define DxF0xE4_xC0_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_xC0_Reserved_12_0_OFFSET 0
#define DxF0xE4_xC0_Reserved_12_0_WIDTH 13
#define DxF0xE4_xC0_Reserved_12_0_MASK 0x1fff
#define DxF0xE4_xC0_StrapForceCompliance_OFFSET 13
#define DxF0xE4_xC0_StrapForceCompliance_WIDTH 1
#define DxF0xE4_xC0_StrapForceCompliance_MASK 0x2000
#define DxF0xE4_xC0_Reserved_14_14_OFFSET 14
#define DxF0xE4_xC0_Reserved_14_14_WIDTH 1
#define DxF0xE4_xC0_Reserved_14_14_MASK 0x4000
#define DxF0xE4_xC0_StrapAutoRcSpeedNegotiationDis_OFFSET 15
#define DxF0xE4_xC0_StrapAutoRcSpeedNegotiationDis_WIDTH 1
#define DxF0xE4_xC0_StrapAutoRcSpeedNegotiationDis_MASK 0x8000
#define DxF0xE4_xC0_Reserved_31_16_OFFSET 16
#define DxF0xE4_xC0_Reserved_31_16_WIDTH 16
#define DxF0xE4_xC0_Reserved_31_16_MASK 0xffff0000
/// DxF0xE4_xC0
typedef union {
struct { ///<
UINT32 Reserved_12_0:13; ///<
UINT32 StrapForceCompliance:1 ; ///<
UINT32 Reserved_14_14:1 ; ///<
UINT32 StrapAutoRcSpeedNegotiationDis:1 ; ///<
UINT32 Reserved_31_16:16; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_xC0_STRUCT;
// **** GMMx4D0 Register Definition ****
// Address
#define GMMx4D0_ADDRESS 0x4d0
// Type
#define GMMx4D0_TYPE TYPE_GMM
// Field Data
#define GMMx4D0_DispclkDccgGateDisable_OFFSET 0
#define GMMx4D0_DispclkDccgGateDisable_WIDTH 1
#define GMMx4D0_DispclkDccgGateDisable_MASK 0x1
#define GMMx4D0_DispclkRDccgGateDisable_OFFSET 1
#define GMMx4D0_DispclkRDccgGateDisable_WIDTH 1
#define GMMx4D0_DispclkRDccgGateDisable_MASK 0x2
#define GMMx4D0_SclkGateDisable_OFFSET 2
#define GMMx4D0_SclkGateDisable_WIDTH 1
#define GMMx4D0_SclkGateDisable_MASK 0x4
#define GMMx4D0_Reserved_7_3_OFFSET 3
#define GMMx4D0_Reserved_7_3_WIDTH 5
#define GMMx4D0_Reserved_7_3_MASK 0xf8
#define GMMx4D0_SymclkaGateDisable_OFFSET 8
#define GMMx4D0_SymclkaGateDisable_WIDTH 1
#define GMMx4D0_SymclkaGateDisable_MASK 0x100
#define GMMx4D0_SymclkbGateDisable_OFFSET 9
#define GMMx4D0_SymclkbGateDisable_WIDTH 1
#define GMMx4D0_SymclkbGateDisable_MASK 0x200
#define GMMx4D0_Reserved_31_10_OFFSET 10
#define GMMx4D0_Reserved_31_10_WIDTH 22
#define GMMx4D0_Reserved_31_10_MASK 0xfffffc00
/// GMMx4D0
typedef union {
struct { ///<
UINT32 DispclkDccgGateDisable:1 ; ///<
UINT32 DispclkRDccgGateDisable:1 ; ///<
UINT32 SclkGateDisable:1 ; ///<
UINT32 Reserved_7_3:5 ; ///<
UINT32 SymclkaGateDisable:1 ; ///<
UINT32 SymclkbGateDisable:1 ; ///<
UINT32 Reserved_31_10:22; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx4D0_STRUCT;
// **** GMMx770 Register Definition ****
// Address
#define GMMx770_ADDRESS 0x770
// Type
#define GMMx770_TYPE TYPE_GMM
// Field Data
#define GMMx770_VoltageChangeReq_OFFSET 0
#define GMMx770_VoltageChangeReq_WIDTH 1
#define GMMx770_VoltageChangeReq_MASK 0x1
#define GMMx770_VoltageLevel_OFFSET 1
#define GMMx770_VoltageLevel_WIDTH 2
#define GMMx770_VoltageLevel_MASK 0x6
#define GMMx770_VoltageChangeEn_OFFSET 3
#define GMMx770_VoltageChangeEn_WIDTH 1
#define GMMx770_VoltageChangeEn_MASK 0x8
#define GMMx770_VoltageForceEn_OFFSET 4
#define GMMx770_VoltageForceEn_WIDTH 1
#define GMMx770_VoltageForceEn_MASK 0x10
#define GMMx770_Reserved_31_5_OFFSET 5
#define GMMx770_Reserved_31_5_WIDTH 27
#define GMMx770_Reserved_31_5_MASK 0xffffffe0
/// GMMx770
typedef union {
struct { ///<
UINT32 VoltageChangeReq:1 ; ///<
UINT32 VoltageLevel:2 ; ///<
UINT32 VoltageChangeEn:1 ; ///<
UINT32 VoltageForceEn:1 ; ///<
UINT32 Reserved_31_5:27; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx770_STRUCT;
// **** GMMx774 Register Definition ****
// Address
#define GMMx774_ADDRESS 0x774
// Type
#define GMMx774_TYPE TYPE_GMM
// Field Data
#define GMMx774_VoltageChangeAck_OFFSET 0
#define GMMx774_VoltageChangeAck_WIDTH 1
#define GMMx774_VoltageChangeAck_MASK 0x1
#define GMMx774_CurrentVoltageLevel_OFFSET 1
#define GMMx774_CurrentVoltageLevel_WIDTH 2
#define GMMx774_CurrentVoltageLevel_MASK 0x6
#define GMMx774_Reserved_31_3_OFFSET 3
#define GMMx774_Reserved_31_3_WIDTH 29
#define GMMx774_Reserved_31_3_MASK 0xfffffff8
/// GMMx774
typedef union {
struct { ///<
UINT32 VoltageChangeAck:1 ; ///<
UINT32 CurrentVoltageLevel:2 ; ///<
UINT32 Reserved_31_3:29; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx774_STRUCT;
// **** GMMx15C0 Register Definition ****
// Address
#define GMMx15C0_ADDRESS 0x15c0
// Type
#define GMMx15C0_TYPE TYPE_GMM
// Field Data
#define GMMx15C0_OnDly_OFFSET 0
#define GMMx15C0_OnDly_WIDTH 6
#define GMMx15C0_OnDly_MASK 0x3f
#define GMMx15C0_OffDly_OFFSET 6
#define GMMx15C0_OffDly_WIDTH 6
#define GMMx15C0_OffDly_MASK 0xfc0
#define GMMx15C0_RdyDly_OFFSET 12
#define GMMx15C0_RdyDly_WIDTH 6
#define GMMx15C0_RdyDly_MASK 0x3f000
#define GMMx15C0_Enable_OFFSET 18
#define GMMx15C0_Enable_WIDTH 1
#define GMMx15C0_Enable_MASK 0x40000
#define GMMx15C0_Reserved_31_19_OFFSET 19
#define GMMx15C0_Reserved_31_19_WIDTH 13
#define GMMx15C0_Reserved_31_19_MASK 0xfff80000
/// GMMx15C0
typedef union {
struct { ///<
UINT32 OnDly:6 ; ///<
UINT32 OffDly:6 ; ///<
UINT32 RdyDly:6 ; ///<
UINT32 Enable:1 ; ///<
UINT32 Reserved_31_19:13; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx15C0_STRUCT;
// **** GMMx2024 Register Definition ****
// Address
#define GMMx2024_ADDRESS 0x2024
// Type
#define GMMx2024_TYPE TYPE_GMM
// Field Data
#define GMMx2024_Base_OFFSET 0
#define GMMx2024_Base_WIDTH 16
#define GMMx2024_Base_MASK 0xffff
#define GMMx2024_Top_OFFSET 16
#define GMMx2024_Top_WIDTH 16
#define GMMx2024_Top_MASK 0xffff0000
/// GMMx2024
typedef union {
struct { ///<
UINT32 Base:16; ///<
UINT32 Top:16; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2024_STRUCT;
// **** GMMx2814 Register Definition ****
// Address
#define GMMx2814_ADDRESS 0x2814
// Type
#define GMMx2814_TYPE TYPE_GMM
// Field Data
#define GMMx2814_WriteClks_OFFSET 0
#define GMMx2814_WriteClks_WIDTH 9
#define GMMx2814_WriteClks_MASK 0x1ff
#define GMMx2814_UvdHarshPriority_OFFSET 9
#define GMMx2814_UvdHarshPriority_WIDTH 1
#define GMMx2814_UvdHarshPriority_MASK 0x200
#define GMMx2814_Reserved_31_10_OFFSET 10
#define GMMx2814_Reserved_31_10_WIDTH 22
#define GMMx2814_Reserved_31_10_MASK 0xfffffc00
/// GMMx2814
typedef union {
struct { ///<
UINT32 WriteClks:9 ; ///<
UINT32 UvdHarshPriority:1 ; ///<
UINT32 Reserved_31_10:22; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2814_STRUCT;
// **** GMMx281C Register Definition ****
// Address
#define GMMx281C_ADDRESS 0x281c
// Type
#define GMMx281C_TYPE TYPE_GMM
// Field Data
#define GMMx281C_CSEnable_OFFSET 0
#define GMMx281C_CSEnable_WIDTH 1
#define GMMx281C_CSEnable_MASK 0x1
#define GMMx281C_Reserved_4_1_OFFSET 1
#define GMMx281C_Reserved_4_1_WIDTH 4
#define GMMx281C_Reserved_4_1_MASK 0x1e
#define GMMx281C_BaseAddr_21_13__OFFSET 5
#define GMMx281C_BaseAddr_21_13__WIDTH 9
#define GMMx281C_BaseAddr_21_13__MASK 0x3fe0
#define GMMx281C_Reserved_18_14_OFFSET 14
#define GMMx281C_Reserved_18_14_WIDTH 5
#define GMMx281C_Reserved_18_14_MASK 0x7c000
#define GMMx281C_BaseAddr_36_27__OFFSET 19
#define GMMx281C_BaseAddr_36_27__WIDTH 10
#define GMMx281C_BaseAddr_36_27__MASK 0x1ff80000
#define GMMx281C_Reserved_31_29_OFFSET 29
#define GMMx281C_Reserved_31_29_WIDTH 3
#define GMMx281C_Reserved_31_29_MASK 0xe0000000
/// GMMx281C
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_4_1:4 ; ///<
UINT32 BaseAddr_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 BaseAddr_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx281C_STRUCT;
// **** GMMx2820 Register Definition ****
// Address
#define GMMx2820_ADDRESS 0x2820
// Type
#define GMMx2820_TYPE TYPE_GMM
// Field Data
#define GMMx2820_CSEnable_OFFSET 0
#define GMMx2820_CSEnable_WIDTH 1
#define GMMx2820_CSEnable_MASK 0x1
#define GMMx2820_Reserved_4_1_OFFSET 1
#define GMMx2820_Reserved_4_1_WIDTH 4
#define GMMx2820_Reserved_4_1_MASK 0x1e
#define GMMx2820_BaseAddr_21_13__OFFSET 5
#define GMMx2820_BaseAddr_21_13__WIDTH 9
#define GMMx2820_BaseAddr_21_13__MASK 0x3fe0
#define GMMx2820_Reserved_18_14_OFFSET 14
#define GMMx2820_Reserved_18_14_WIDTH 5
#define GMMx2820_Reserved_18_14_MASK 0x7c000
#define GMMx2820_BaseAddr_36_27__OFFSET 19
#define GMMx2820_BaseAddr_36_27__WIDTH 10
#define GMMx2820_BaseAddr_36_27__MASK 0x1ff80000
#define GMMx2820_Reserved_31_29_OFFSET 29
#define GMMx2820_Reserved_31_29_WIDTH 3
#define GMMx2820_Reserved_31_29_MASK 0xe0000000
/// GMMx2820
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_4_1:4 ; ///<
UINT32 BaseAddr_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 BaseAddr_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2820_STRUCT;
// **** GMMx2824 Register Definition ****
// Address
#define GMMx2824_ADDRESS 0x2824
// Type
#define GMMx2824_TYPE TYPE_GMM
// Field Data
#define GMMx2824_CSEnable_OFFSET 0
#define GMMx2824_CSEnable_WIDTH 1
#define GMMx2824_CSEnable_MASK 0x1
#define GMMx2824_Reserved_4_1_OFFSET 1
#define GMMx2824_Reserved_4_1_WIDTH 4
#define GMMx2824_Reserved_4_1_MASK 0x1e
#define GMMx2824_BaseAddr_21_13__OFFSET 5
#define GMMx2824_BaseAddr_21_13__WIDTH 9
#define GMMx2824_BaseAddr_21_13__MASK 0x3fe0
#define GMMx2824_Reserved_18_14_OFFSET 14
#define GMMx2824_Reserved_18_14_WIDTH 5
#define GMMx2824_Reserved_18_14_MASK 0x7c000
#define GMMx2824_BaseAddr_36_27__OFFSET 19
#define GMMx2824_BaseAddr_36_27__WIDTH 10
#define GMMx2824_BaseAddr_36_27__MASK 0x1ff80000
#define GMMx2824_Reserved_31_29_OFFSET 29
#define GMMx2824_Reserved_31_29_WIDTH 3
#define GMMx2824_Reserved_31_29_MASK 0xe0000000
/// GMMx2824
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_4_1:4 ; ///<
UINT32 BaseAddr_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 BaseAddr_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2824_STRUCT;
// **** GMMx2828 Register Definition ****
// Address
#define GMMx2828_ADDRESS 0x2828
// Type
#define GMMx2828_TYPE TYPE_GMM
// Field Data
#define GMMx2828_CSEnable_OFFSET 0
#define GMMx2828_CSEnable_WIDTH 1
#define GMMx2828_CSEnable_MASK 0x1
#define GMMx2828_Reserved_4_1_OFFSET 1
#define GMMx2828_Reserved_4_1_WIDTH 4
#define GMMx2828_Reserved_4_1_MASK 0x1e
#define GMMx2828_BaseAddr_21_13__OFFSET 5
#define GMMx2828_BaseAddr_21_13__WIDTH 9
#define GMMx2828_BaseAddr_21_13__MASK 0x3fe0
#define GMMx2828_Reserved_18_14_OFFSET 14
#define GMMx2828_Reserved_18_14_WIDTH 5
#define GMMx2828_Reserved_18_14_MASK 0x7c000
#define GMMx2828_BaseAddr_36_27__OFFSET 19
#define GMMx2828_BaseAddr_36_27__WIDTH 10
#define GMMx2828_BaseAddr_36_27__MASK 0x1ff80000
#define GMMx2828_Reserved_31_29_OFFSET 29
#define GMMx2828_Reserved_31_29_WIDTH 3
#define GMMx2828_Reserved_31_29_MASK 0xe0000000
/// GMMx2828
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_4_1:4 ; ///<
UINT32 BaseAddr_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 BaseAddr_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2828_STRUCT;
// **** GMMx282C Register Definition ****
// Address
#define GMMx282C_ADDRESS 0x282c
// Type
#define GMMx282C_TYPE TYPE_GMM
// Field Data
#define GMMx282C_CSEnable_OFFSET 0
#define GMMx282C_CSEnable_WIDTH 1
#define GMMx282C_CSEnable_MASK 0x1
#define GMMx282C_Reserved_4_1_OFFSET 1
#define GMMx282C_Reserved_4_1_WIDTH 4
#define GMMx282C_Reserved_4_1_MASK 0x1e
#define GMMx282C_BaseAddr_21_13__OFFSET 5
#define GMMx282C_BaseAddr_21_13__WIDTH 9
#define GMMx282C_BaseAddr_21_13__MASK 0x3fe0
#define GMMx282C_Reserved_18_14_OFFSET 14
#define GMMx282C_Reserved_18_14_WIDTH 5
#define GMMx282C_Reserved_18_14_MASK 0x7c000
#define GMMx282C_BaseAddr_36_27__OFFSET 19
#define GMMx282C_BaseAddr_36_27__WIDTH 10
#define GMMx282C_BaseAddr_36_27__MASK 0x1ff80000
#define GMMx282C_Reserved_31_29_OFFSET 29
#define GMMx282C_Reserved_31_29_WIDTH 3
#define GMMx282C_Reserved_31_29_MASK 0xe0000000
/// GMMx282C
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_4_1:4 ; ///<
UINT32 BaseAddr_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 BaseAddr_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx282C_STRUCT;
// **** GMMx2830 Register Definition ****
// Address
#define GMMx2830_ADDRESS 0x2830
// Type
#define GMMx2830_TYPE TYPE_GMM
// Field Data
#define GMMx2830_CSEnable_OFFSET 0
#define GMMx2830_CSEnable_WIDTH 1
#define GMMx2830_CSEnable_MASK 0x1
#define GMMx2830_Reserved_4_1_OFFSET 1
#define GMMx2830_Reserved_4_1_WIDTH 4
#define GMMx2830_Reserved_4_1_MASK 0x1e
#define GMMx2830_BaseAddr_21_13__OFFSET 5
#define GMMx2830_BaseAddr_21_13__WIDTH 9
#define GMMx2830_BaseAddr_21_13__MASK 0x3fe0
#define GMMx2830_Reserved_18_14_OFFSET 14
#define GMMx2830_Reserved_18_14_WIDTH 5
#define GMMx2830_Reserved_18_14_MASK 0x7c000
#define GMMx2830_BaseAddr_36_27__OFFSET 19
#define GMMx2830_BaseAddr_36_27__WIDTH 10
#define GMMx2830_BaseAddr_36_27__MASK 0x1ff80000
#define GMMx2830_Reserved_31_29_OFFSET 29
#define GMMx2830_Reserved_31_29_WIDTH 3
#define GMMx2830_Reserved_31_29_MASK 0xe0000000
/// GMMx2830
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_4_1:4 ; ///<
UINT32 BaseAddr_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 BaseAddr_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2830_STRUCT;
// **** GMMx2834 Register Definition ****
// Address
#define GMMx2834_ADDRESS 0x2834
// Type
#define GMMx2834_TYPE TYPE_GMM
// Field Data
#define GMMx2834_CSEnable_OFFSET 0
#define GMMx2834_CSEnable_WIDTH 1
#define GMMx2834_CSEnable_MASK 0x1
#define GMMx2834_Reserved_4_1_OFFSET 1
#define GMMx2834_Reserved_4_1_WIDTH 4
#define GMMx2834_Reserved_4_1_MASK 0x1e
#define GMMx2834_BaseAddr_21_13__OFFSET 5
#define GMMx2834_BaseAddr_21_13__WIDTH 9
#define GMMx2834_BaseAddr_21_13__MASK 0x3fe0
#define GMMx2834_Reserved_18_14_OFFSET 14
#define GMMx2834_Reserved_18_14_WIDTH 5
#define GMMx2834_Reserved_18_14_MASK 0x7c000
#define GMMx2834_BaseAddr_36_27__OFFSET 19
#define GMMx2834_BaseAddr_36_27__WIDTH 10
#define GMMx2834_BaseAddr_36_27__MASK 0x1ff80000
#define GMMx2834_Reserved_31_29_OFFSET 29
#define GMMx2834_Reserved_31_29_WIDTH 3
#define GMMx2834_Reserved_31_29_MASK 0xe0000000
/// GMMx2834
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_4_1:4 ; ///<
UINT32 BaseAddr_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 BaseAddr_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2834_STRUCT;
// **** GMMx2838 Register Definition ****
// Address
#define GMMx2838_ADDRESS 0x2838
// Type
#define GMMx2838_TYPE TYPE_GMM
// Field Data
#define GMMx2838_CSEnable_OFFSET 0
#define GMMx2838_CSEnable_WIDTH 1
#define GMMx2838_CSEnable_MASK 0x1
#define GMMx2838_Reserved_4_1_OFFSET 1
#define GMMx2838_Reserved_4_1_WIDTH 4
#define GMMx2838_Reserved_4_1_MASK 0x1e
#define GMMx2838_BaseAddr_21_13__OFFSET 5
#define GMMx2838_BaseAddr_21_13__WIDTH 9
#define GMMx2838_BaseAddr_21_13__MASK 0x3fe0
#define GMMx2838_Reserved_18_14_OFFSET 14
#define GMMx2838_Reserved_18_14_WIDTH 5
#define GMMx2838_Reserved_18_14_MASK 0x7c000
#define GMMx2838_BaseAddr_36_27__OFFSET 19
#define GMMx2838_BaseAddr_36_27__WIDTH 10
#define GMMx2838_BaseAddr_36_27__MASK 0x1ff80000
#define GMMx2838_Reserved_31_29_OFFSET 29
#define GMMx2838_Reserved_31_29_WIDTH 3
#define GMMx2838_Reserved_31_29_MASK 0xe0000000
/// GMMx2838
typedef union {
struct { ///<
UINT32 CSEnable:1 ; ///<
UINT32 Reserved_4_1:4 ; ///<
UINT32 BaseAddr_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 BaseAddr_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2838_STRUCT;
// **** GMMx283C Register Definition ****
// Address
#define GMMx283C_ADDRESS 0x283c
// Type
#define GMMx283C_TYPE TYPE_GMM
// Field Data
#define GMMx283C_Reserved_4_0_OFFSET 0
#define GMMx283C_Reserved_4_0_WIDTH 5
#define GMMx283C_Reserved_4_0_MASK 0x1f
#define GMMx283C_AddrMask_21_13__OFFSET 5
#define GMMx283C_AddrMask_21_13__WIDTH 9
#define GMMx283C_AddrMask_21_13__MASK 0x3fe0
#define GMMx283C_Reserved_18_14_OFFSET 14
#define GMMx283C_Reserved_18_14_WIDTH 5
#define GMMx283C_Reserved_18_14_MASK 0x7c000
#define GMMx283C_AddrMask_36_27__OFFSET 19
#define GMMx283C_AddrMask_36_27__WIDTH 10
#define GMMx283C_AddrMask_36_27__MASK 0x1ff80000
#define GMMx283C_Reserved_31_29_OFFSET 29
#define GMMx283C_Reserved_31_29_WIDTH 3
#define GMMx283C_Reserved_31_29_MASK 0xe0000000
/// GMMx283C
typedef union {
struct { ///<
UINT32 Reserved_4_0:5 ; ///<
UINT32 AddrMask_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 AddrMask_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx283C_STRUCT;
// **** GMMx2840 Register Definition ****
// Address
#define GMMx2840_ADDRESS 0x2840
// Type
#define GMMx2840_TYPE TYPE_GMM
// Field Data
#define GMMx2840_Reserved_4_0_OFFSET 0
#define GMMx2840_Reserved_4_0_WIDTH 5
#define GMMx2840_Reserved_4_0_MASK 0x1f
#define GMMx2840_AddrMask_21_13__OFFSET 5
#define GMMx2840_AddrMask_21_13__WIDTH 9
#define GMMx2840_AddrMask_21_13__MASK 0x3fe0
#define GMMx2840_Reserved_18_14_OFFSET 14
#define GMMx2840_Reserved_18_14_WIDTH 5
#define GMMx2840_Reserved_18_14_MASK 0x7c000
#define GMMx2840_AddrMask_36_27__OFFSET 19
#define GMMx2840_AddrMask_36_27__WIDTH 10
#define GMMx2840_AddrMask_36_27__MASK 0x1ff80000
#define GMMx2840_Reserved_31_29_OFFSET 29
#define GMMx2840_Reserved_31_29_WIDTH 3
#define GMMx2840_Reserved_31_29_MASK 0xe0000000
/// GMMx2840
typedef union {
struct { ///<
UINT32 Reserved_4_0:5 ; ///<
UINT32 AddrMask_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 AddrMask_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2840_STRUCT;
// **** GMMx2844 Register Definition ****
// Address
#define GMMx2844_ADDRESS 0x2844
// Type
#define GMMx2844_TYPE TYPE_GMM
// Field Data
#define GMMx2844_Reserved_4_0_OFFSET 0
#define GMMx2844_Reserved_4_0_WIDTH 5
#define GMMx2844_Reserved_4_0_MASK 0x1f
#define GMMx2844_AddrMask_21_13__OFFSET 5
#define GMMx2844_AddrMask_21_13__WIDTH 9
#define GMMx2844_AddrMask_21_13__MASK 0x3fe0
#define GMMx2844_Reserved_18_14_OFFSET 14
#define GMMx2844_Reserved_18_14_WIDTH 5
#define GMMx2844_Reserved_18_14_MASK 0x7c000
#define GMMx2844_AddrMask_36_27__OFFSET 19
#define GMMx2844_AddrMask_36_27__WIDTH 10
#define GMMx2844_AddrMask_36_27__MASK 0x1ff80000
#define GMMx2844_Reserved_31_29_OFFSET 29
#define GMMx2844_Reserved_31_29_WIDTH 3
#define GMMx2844_Reserved_31_29_MASK 0xe0000000
/// GMMx2844
typedef union {
struct { ///<
UINT32 Reserved_4_0:5 ; ///<
UINT32 AddrMask_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 AddrMask_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2844_STRUCT;
// **** GMMx2848 Register Definition ****
// Address
#define GMMx2848_ADDRESS 0x2848
// Type
#define GMMx2848_TYPE TYPE_GMM
// Field Data
#define GMMx2848_Reserved_4_0_OFFSET 0
#define GMMx2848_Reserved_4_0_WIDTH 5
#define GMMx2848_Reserved_4_0_MASK 0x1f
#define GMMx2848_AddrMask_21_13__OFFSET 5
#define GMMx2848_AddrMask_21_13__WIDTH 9
#define GMMx2848_AddrMask_21_13__MASK 0x3fe0
#define GMMx2848_Reserved_18_14_OFFSET 14
#define GMMx2848_Reserved_18_14_WIDTH 5
#define GMMx2848_Reserved_18_14_MASK 0x7c000
#define GMMx2848_AddrMask_36_27__OFFSET 19
#define GMMx2848_AddrMask_36_27__WIDTH 10
#define GMMx2848_AddrMask_36_27__MASK 0x1ff80000
#define GMMx2848_Reserved_31_29_OFFSET 29
#define GMMx2848_Reserved_31_29_WIDTH 3
#define GMMx2848_Reserved_31_29_MASK 0xe0000000
/// GMMx2848
typedef union {
struct { ///<
UINT32 Reserved_4_0:5 ; ///<
UINT32 AddrMask_21_13_:9 ; ///<
UINT32 Reserved_18_14:5 ; ///<
UINT32 AddrMask_36_27_:10; ///<
UINT32 Reserved_31_29:3 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2848_STRUCT;
// **** GMMx284C Register Definition ****
// Address
#define GMMx284C_ADDRESS 0x284c
// Type
#define GMMx284C_TYPE TYPE_GMM
// Field Data
#define GMMx284C_Dimm0AddrMap_OFFSET 0
#define GMMx284C_Dimm0AddrMap_WIDTH 4
#define GMMx284C_Dimm0AddrMap_MASK 0xf
#define GMMx284C_Dimm1AddrMap_OFFSET 4
#define GMMx284C_Dimm1AddrMap_WIDTH 4
#define GMMx284C_Dimm1AddrMap_MASK 0xf0
#define GMMx284C_Reserved_15_8_OFFSET 8
#define GMMx284C_Reserved_15_8_WIDTH 8
#define GMMx284C_Reserved_15_8_MASK 0xff00
#define GMMx284C_BankSwizzleMode_OFFSET 16
#define GMMx284C_BankSwizzleMode_WIDTH 1
#define GMMx284C_BankSwizzleMode_MASK 0x10000
#define GMMx284C_Ddr3Mode_OFFSET 17
#define GMMx284C_Ddr3Mode_WIDTH 1
#define GMMx284C_Ddr3Mode_MASK 0x20000
#define GMMx284C_BurstLength32_OFFSET 18
#define GMMx284C_BurstLength32_WIDTH 1
#define GMMx284C_BurstLength32_MASK 0x40000
#define GMMx284C_BankSwap_OFFSET 19
#define GMMx284C_BankSwap_WIDTH 1
#define GMMx284C_BankSwap_MASK 0x80000
#define GMMx284C_Reserved_31_20_OFFSET 20
#define GMMx284C_Reserved_31_20_WIDTH 12
#define GMMx284C_Reserved_31_20_MASK 0xfff00000
/// GMMx284C
typedef union {
struct { ///<
UINT32 Dimm0AddrMap:4 ; ///<
UINT32 Dimm1AddrMap:4 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 BankSwizzleMode:1 ; ///<
UINT32 Ddr3Mode:1 ; ///<
UINT32 BurstLength32:1 ; ///<
UINT32 BankSwap:1 ; ///<
UINT32 Reserved_31_20:12; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx284C_STRUCT;
// **** GMMx2850 Register Definition ****
// Address
#define GMMx2850_ADDRESS 0x2850
// Type
#define GMMx2850_TYPE TYPE_GMM
// Field Data
#define GMMx2850_Dimm0AddrMap_OFFSET 0
#define GMMx2850_Dimm0AddrMap_WIDTH 4
#define GMMx2850_Dimm0AddrMap_MASK 0xf
#define GMMx2850_Dimm1AddrMap_OFFSET 4
#define GMMx2850_Dimm1AddrMap_WIDTH 4
#define GMMx2850_Dimm1AddrMap_MASK 0xf0
#define GMMx2850_Reserved_15_8_OFFSET 8
#define GMMx2850_Reserved_15_8_WIDTH 8
#define GMMx2850_Reserved_15_8_MASK 0xff00
#define GMMx2850_BankSwizzleMode_OFFSET 16
#define GMMx2850_BankSwizzleMode_WIDTH 1
#define GMMx2850_BankSwizzleMode_MASK 0x10000
#define GMMx2850_Ddr3Mode_OFFSET 17
#define GMMx2850_Ddr3Mode_WIDTH 1
#define GMMx2850_Ddr3Mode_MASK 0x20000
#define GMMx2850_BurstLength32_OFFSET 18
#define GMMx2850_BurstLength32_WIDTH 1
#define GMMx2850_BurstLength32_MASK 0x40000
#define GMMx2850_BankSwap_OFFSET 19
#define GMMx2850_BankSwap_WIDTH 1
#define GMMx2850_BankSwap_MASK 0x80000
#define GMMx2850_Reserved_31_20_OFFSET 20
#define GMMx2850_Reserved_31_20_WIDTH 12
#define GMMx2850_Reserved_31_20_MASK 0xfff00000
/// GMMx2850
typedef union {
struct { ///<
UINT32 Dimm0AddrMap:4 ; ///<
UINT32 Dimm1AddrMap:4 ; ///<
UINT32 Reserved_15_8:8 ; ///<
UINT32 BankSwizzleMode:1 ; ///<
UINT32 Ddr3Mode:1 ; ///<
UINT32 BurstLength32:1 ; ///<
UINT32 BankSwap:1 ; ///<
UINT32 Reserved_31_20:12; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2850_STRUCT;
// **** GMMx2854 Register Definition ****
// Address
#define GMMx2854_ADDRESS 0x2854
// Type
#define GMMx2854_TYPE TYPE_GMM
// Field Data
#define GMMx2854_DctSelHiRngEn_OFFSET 0
#define GMMx2854_DctSelHiRngEn_WIDTH 1
#define GMMx2854_DctSelHiRngEn_MASK 0x1
#define GMMx2854_DctSelHi_OFFSET 1
#define GMMx2854_DctSelHi_WIDTH 1
#define GMMx2854_DctSelHi_MASK 0x2
#define GMMx2854_DctSelIntLvEn_OFFSET 2
#define GMMx2854_DctSelIntLvEn_WIDTH 1
#define GMMx2854_DctSelIntLvEn_MASK 0x4
#define GMMx2854_Reserved_5_3_OFFSET 3
#define GMMx2854_Reserved_5_3_WIDTH 3
#define GMMx2854_Reserved_5_3_MASK 0x38
#define GMMx2854_DctSelIntLvAddr_1_0__OFFSET 6
#define GMMx2854_DctSelIntLvAddr_1_0__WIDTH 2
#define GMMx2854_DctSelIntLvAddr_1_0__MASK 0xc0
#define GMMx2854_Reserved_10_8_OFFSET 8
#define GMMx2854_Reserved_10_8_WIDTH 3
#define GMMx2854_Reserved_10_8_MASK 0x700
#define GMMx2854_DctSelBaseAddr_39_27__OFFSET 11
#define GMMx2854_DctSelBaseAddr_39_27__WIDTH 13
#define GMMx2854_DctSelBaseAddr_39_27__MASK 0xfff800
#define GMMx2854_Reserved_31_24_OFFSET 24
#define GMMx2854_Reserved_31_24_WIDTH 8
#define GMMx2854_Reserved_31_24_MASK 0xff000000
/// GMMx2854
typedef union {
struct { ///<
UINT32 DctSelHiRngEn:1 ; ///<
UINT32 DctSelHi:1 ; ///<
UINT32 DctSelIntLvEn:1 ; ///<
UINT32 Reserved_5_3:3 ; ///<
UINT32 DctSelIntLvAddr_1_0_:2 ; ///<
UINT32 Reserved_10_8:3 ; ///<
UINT32 DctSelBaseAddr_39_27_:13; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2854_STRUCT;
// **** GMMx2858 Register Definition ****
// Address
#define GMMx2858_ADDRESS 0x2858
// Type
#define GMMx2858_TYPE TYPE_GMM
// Field Data
#define GMMx2858_Reserved_8_0_OFFSET 0
#define GMMx2858_Reserved_8_0_WIDTH 9
#define GMMx2858_Reserved_8_0_MASK 0x1ff
#define GMMx2858_DctSelIntLvAddr_2__OFFSET 9
#define GMMx2858_DctSelIntLvAddr_2__WIDTH 1
#define GMMx2858_DctSelIntLvAddr_2__MASK 0x200
#define GMMx2858_DctSelBaseOffset_39_26__OFFSET 10
#define GMMx2858_DctSelBaseOffset_39_26__WIDTH 14
#define GMMx2858_DctSelBaseOffset_39_26__MASK 0xfffc00
#define GMMx2858_Reserved_31_24_OFFSET 24
#define GMMx2858_Reserved_31_24_WIDTH 8
#define GMMx2858_Reserved_31_24_MASK 0xff000000
/// GMMx2858
typedef union {
struct { ///<
UINT32 Reserved_8_0:9 ; ///<
UINT32 DctSelIntLvAddr_2_:1 ; ///<
UINT32 DctSelBaseOffset_39_26_:14; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2858_STRUCT;
// **** GMMx285C Register Definition ****
// Address
#define GMMx285C_ADDRESS 0x285c
// Type
#define GMMx285C_TYPE TYPE_GMM
// Field Data
#define GMMx285C_DramHoleValid_OFFSET 0
#define GMMx285C_DramHoleValid_WIDTH 1
#define GMMx285C_DramHoleValid_MASK 0x1
#define GMMx285C_Reserved_6_1_OFFSET 1
#define GMMx285C_Reserved_6_1_WIDTH 6
#define GMMx285C_Reserved_6_1_MASK 0x7e
#define GMMx285C_DramHoleOffset_31_23__OFFSET 7
#define GMMx285C_DramHoleOffset_31_23__WIDTH 9
#define GMMx285C_DramHoleOffset_31_23__MASK 0xff80
#define GMMx285C_Reserved_23_16_OFFSET 16
#define GMMx285C_Reserved_23_16_WIDTH 8
#define GMMx285C_Reserved_23_16_MASK 0xff0000
#define GMMx285C_DramHoleBase_31_24__OFFSET 24
#define GMMx285C_DramHoleBase_31_24__WIDTH 8
#define GMMx285C_DramHoleBase_31_24__MASK 0xff000000
/// GMMx285C
typedef union {
struct { ///<
UINT32 DramHoleValid:1 ; ///<
UINT32 Reserved_6_1:6 ; ///<
UINT32 DramHoleOffset_31_23_:9 ; ///<
UINT32 Reserved_23_16:8 ; ///<
UINT32 DramHoleBase_31_24_:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx285C_STRUCT;
// **** GMMx2870 Register Definition ****
// Address
#define GMMx2870_ADDRESS 0x2870
// Type
#define GMMx2870_TYPE TYPE_GMM
// Field Data
#define GMMx2870_Base_OFFSET 0
#define GMMx2870_Base_WIDTH 20
#define GMMx2870_Base_MASK 0xfffff
#define GMMx2870_Reserved_31_20_OFFSET 20
#define GMMx2870_Reserved_31_20_WIDTH 12
#define GMMx2870_Reserved_31_20_MASK 0xfff00000
/// GMMx2870
typedef union {
struct { ///<
UINT32 Base:20; ///<
UINT32 Reserved_31_20:12; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2870_STRUCT;
// **** GMMx2874 Register Definition ****
// Address
#define GMMx2874_ADDRESS 0x2874
// Type
#define GMMx2874_TYPE TYPE_GMM
// Field Data
#define GMMx2874_Base_OFFSET 0
#define GMMx2874_Base_WIDTH 20
#define GMMx2874_Base_MASK 0xfffff
#define GMMx2874_Reserved_31_20_OFFSET 20
#define GMMx2874_Reserved_31_20_WIDTH 12
#define GMMx2874_Reserved_31_20_MASK 0xfff00000
/// GMMx2874
typedef union {
struct { ///<
UINT32 Base:20; ///<
UINT32 Reserved_31_20:12; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2874_STRUCT;
// **** GMMx287C Register Definition ****
// Address
#define GMMx287C_ADDRESS 0x287c
// Type
#define GMMx287C_TYPE TYPE_GMM
// Field Data
#define GMMx287C_Top_OFFSET 0
#define GMMx287C_Top_WIDTH 20
#define GMMx287C_Top_MASK 0xfffff
#define GMMx287C_Reserved_31_20_OFFSET 20
#define GMMx287C_Reserved_31_20_WIDTH 12
#define GMMx287C_Reserved_31_20_MASK 0xfff00000
/// GMMx287C
typedef union {
struct { ///<
UINT32 Top:20; ///<
UINT32 Reserved_31_20:12; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx287C_STRUCT;
// **** GMMx2888 Register Definition ****
// Address
#define GMMx2888_ADDRESS 0x2888
// Type
#define GMMx2888_TYPE TYPE_GMM
// Field Data
#define GMMx2888_Top_OFFSET 0
#define GMMx2888_Top_WIDTH 20
#define GMMx2888_Top_MASK 0xfffff
#define GMMx2888_Reserved_31_20_OFFSET 20
#define GMMx2888_Reserved_31_20_WIDTH 12
#define GMMx2888_Reserved_31_20_MASK 0xfff00000
/// GMMx2888
typedef union {
struct { ///<
UINT32 Top:20; ///<
UINT32 Reserved_31_20:12; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2888_STRUCT;
// **** GMMx28D8 Register Definition ****
// Address
#define GMMx28D8_ADDRESS 0x28d8
// Type
#define GMMx28D8_TYPE TYPE_GMM
// Field Data
#define GMMx28D8_ActRd_OFFSET 0
#define GMMx28D8_ActRd_WIDTH 8
#define GMMx28D8_ActRd_MASK 0xff
#define GMMx28D8_ActWr_OFFSET 8
#define GMMx28D8_ActWr_WIDTH 8
#define GMMx28D8_ActWr_MASK 0xff00
#define GMMx28D8_RasMActRd_OFFSET 16
#define GMMx28D8_RasMActRd_WIDTH 8
#define GMMx28D8_RasMActRd_MASK 0xff0000
#define GMMx28D8_RasMActWr_OFFSET 24
#define GMMx28D8_RasMActWr_WIDTH 8
#define GMMx28D8_RasMActWr_MASK 0xff000000
/// GMMx28D8
typedef union {
struct { ///<
UINT32 ActRd:8 ; ///<
UINT32 ActWr:8 ; ///<
UINT32 RasMActRd:8 ; ///<
UINT32 RasMActWr:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx28D8_STRUCT;
// **** GMMx2C04 Register Definition ****
// Address
#define GMMx2C04_ADDRESS 0x2c04
// Type
#define GMMx2C04_TYPE TYPE_GMM
// Field Data
#define GMMx2C04_NonsurfBase_OFFSET 0
#define GMMx2C04_NonsurfBase_WIDTH 28
#define GMMx2C04_NonsurfBase_MASK 0xfffffff
#define GMMx2C04_Reserved_31_28_OFFSET 28
#define GMMx2C04_Reserved_31_28_WIDTH 4
#define GMMx2C04_Reserved_31_28_MASK 0xf0000000
/// GMMx2C04
typedef union {
struct { ///<
UINT32 NonsurfBase:28; ///<
UINT32 Reserved_31_28:4 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx2C04_STRUCT;
// **** GMMx5428 Register Definition ****
// Address
#define GMMx5428_ADDRESS 0x5428
// Type
#define GMMx5428_TYPE TYPE_GMM
// Field Data
#define GMMx5428_ConfigMemsize_OFFSET 0
#define GMMx5428_ConfigMemsize_WIDTH 32
#define GMMx5428_ConfigMemsize_MASK 0xffffffff
/// GMMx5428
typedef union {
struct { ///<
UINT32 ConfigMemsize:32; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx5428_STRUCT;
// **** GMMx5490 Register Definition ****
// Address
#define GMMx5490_ADDRESS 0x5490
// Type
#define GMMx5490_TYPE TYPE_GMM
// Field Data
#define GMMx5490_FbReadEn_OFFSET 0
#define GMMx5490_FbReadEn_WIDTH 1
#define GMMx5490_FbReadEn_MASK 0x1
#define GMMx5490_FbWriteEn_OFFSET 1
#define GMMx5490_FbWriteEn_WIDTH 1
#define GMMx5490_FbWriteEn_MASK 0x2
#define GMMx5490_Reserved_31_2_OFFSET 2
#define GMMx5490_Reserved_31_2_WIDTH 30
#define GMMx5490_Reserved_31_2_MASK 0xfffffffc
/// GMMx5490
typedef union {
struct { ///<
UINT32 FbReadEn:1 ; ///<
UINT32 FbWriteEn:1 ; ///<
UINT32 Reserved_31_2:30; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx5490_STRUCT;
/// SMUx73
typedef union {
struct { ///<
UINT32 DisLclkGating:1 ; ///<
UINT32 DisSclkGating:1 ; ///<
UINT32 Reserved_15_2:14; ///<
} Field; ///<
UINT32 Value; ///<
} SMUx73_STRUCT;
// **** MSRC001_001A Register Definition ****
// Address
#define MSRC001_001A_ADDRESS 0xc001001a
// Type
#define MSRC001_001A_TYPE TYPE_MSR
// Field Data
#define MSRC001_001A_RAZ_22_0_OFFSET 0
#define MSRC001_001A_RAZ_22_0_WIDTH 23
#define MSRC001_001A_RAZ_22_0_MASK 0x7fffff
#define MSRC001_001A_TOM_39_23__OFFSET 23
#define MSRC001_001A_TOM_39_23__WIDTH 17
#define MSRC001_001A_TOM_39_23__MASK 0xffff800000
#define MSRC001_001A_MBZ_47_40_OFFSET 40
#define MSRC001_001A_MBZ_47_40_WIDTH 8
#define MSRC001_001A_MBZ_47_40_MASK 0xff0000000000
#define MSRC001_001A_RAZ_63_48_OFFSET 48
#define MSRC001_001A_RAZ_63_48_WIDTH 16
#define MSRC001_001A_RAZ_63_48_MASK 0xffff000000000000
/// MSRC001_001A
typedef union {
struct { ///<
UINT64 RAZ_22_0:23; ///<
UINT64 TOM_39_23_:17; ///<
UINT64 MBZ_47_40:8 ; ///<
UINT64 RAZ_63_48:16; ///<
} Field; ///<
UINT64 Value; ///<
} MSRC001_001A_STRUCT;
// **** D0F0xE4_WRAP_8013 Register Definition ****
// Address
#define D0F0xE4_WRAP_8013_ADDRESS 0x8013
// Field Data
#define D0F0xE4_WRAP_8013_MasterPciePllA_OFFSET 0
#define D0F0xE4_WRAP_8013_MasterPciePllA_WIDTH 1
#define D0F0xE4_WRAP_8013_MasterPciePllA_MASK 0x1
#define D0F0xE4_WRAP_8013_Reserved_1_1_OFFSET 1
#define D0F0xE4_WRAP_8013_Reserved_1_1_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_1_1_MASK 0x2
#define D0F0xE4_WRAP_8013_Reserved_2_2_OFFSET 2
#define D0F0xE4_WRAP_8013_Reserved_2_2_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_2_2_MASK 0x4
#define D0F0xE4_WRAP_8013_Reserved_3_3_OFFSET 3
#define D0F0xE4_WRAP_8013_Reserved_3_3_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_3_3_MASK 0x8
#define D0F0xE4_WRAP_8013_ClkDividerResetOverrideA_OFFSET 4
#define D0F0xE4_WRAP_8013_ClkDividerResetOverrideA_WIDTH 1
#define D0F0xE4_WRAP_8013_ClkDividerResetOverrideA_MASK 0x10
#define D0F0xE4_WRAP_8013_Reserved_5_5_OFFSET 5
#define D0F0xE4_WRAP_8013_Reserved_5_5_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_5_5_MASK 0x20
#define D0F0xE4_WRAP_8013_Reserved_6_6_OFFSET 6
#define D0F0xE4_WRAP_8013_Reserved_6_6_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_6_6_MASK 0x40
#define D0F0xE4_WRAP_8013_Reserved_7_7_OFFSET 7
#define D0F0xE4_WRAP_8013_Reserved_7_7_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_7_7_MASK 0x80
#define D0F0xE4_WRAP_8013_TxclkSelCoreOverride_OFFSET 8
#define D0F0xE4_WRAP_8013_TxclkSelCoreOverride_WIDTH 1
#define D0F0xE4_WRAP_8013_TxclkSelCoreOverride_MASK 0x100
#define D0F0xE4_WRAP_8013_TxclkSelPifAOverride_OFFSET 9
#define D0F0xE4_WRAP_8013_TxclkSelPifAOverride_WIDTH 1
#define D0F0xE4_WRAP_8013_TxclkSelPifAOverride_MASK 0x200
#define D0F0xE4_WRAP_8013_Reserved_10_10_OFFSET 10
#define D0F0xE4_WRAP_8013_Reserved_10_10_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_10_10_MASK 0x400
#define D0F0xE4_WRAP_8013_Reserved_11_11_OFFSET 11
#define D0F0xE4_WRAP_8013_Reserved_11_11_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_11_11_MASK 0x800
#define D0F0xE4_WRAP_8013_Reserved_12_12_OFFSET 12
#define D0F0xE4_WRAP_8013_Reserved_12_12_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_12_12_MASK 0x1000
#define D0F0xE4_WRAP_8013_Reserved_15_13_OFFSET 13
#define D0F0xE4_WRAP_8013_Reserved_15_13_WIDTH 3
#define D0F0xE4_WRAP_8013_Reserved_15_13_MASK 0xe000
#define D0F0xE4_WRAP_8013_Reserved_16_16_OFFSET 16
#define D0F0xE4_WRAP_8013_Reserved_16_16_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_16_16_MASK 0x10000
#define D0F0xE4_WRAP_8013_Reserved_19_17_OFFSET 17
#define D0F0xE4_WRAP_8013_Reserved_19_17_WIDTH 3
#define D0F0xE4_WRAP_8013_Reserved_19_17_MASK 0xe0000
#define D0F0xE4_WRAP_8013_Reserved_20_20_OFFSET 20
#define D0F0xE4_WRAP_8013_Reserved_20_20_WIDTH 1
#define D0F0xE4_WRAP_8013_Reserved_20_20_MASK 0x100000
#define D0F0xE4_WRAP_8013_Reserved_31_21_OFFSET 21
#define D0F0xE4_WRAP_8013_Reserved_31_21_WIDTH 11
#define D0F0xE4_WRAP_8013_Reserved_31_21_MASK 0xffe00000
/// D0F0xE4_WRAP_8013
typedef union {
struct { ///<
UINT32 MasterPciePllA:1 ; ///<
UINT32 MasterPciePllB:1 ; ///<
UINT32 MasterPciePllC:1 ; ///<
UINT32 MasterPciePllD:1 ; ///<
UINT32 ClkDividerResetOverrideA:1 ; ///<
UINT32 Reserved_5_5:1 ; ///<
UINT32 Reserved_6_6:1 ; ///<
UINT32 Reserved_7_7:1 ; ///<
UINT32 TxclkSelCoreOverride:1 ; ///<
UINT32 TxclkSelPifAOverride:1 ; ///<
UINT32 Reserved_10_10:1 ; ///<
UINT32 Reserved_11_11:1 ; ///<
UINT32 Reserved_12_12:1 ; ///<
UINT32 Reserved_15_13:3 ; ///<
UINT32 Reserved_16_16:1 ; ///<
UINT32 Reserved_19_17:3 ; ///<
UINT32 Reserved_20_20:1 ; ///<
UINT32 Reserved_31_21:11; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8013_STRUCT;
// **** D0F0xE4_WRAP_8014 Register Definition ****
// Address
#define D0F0xE4_WRAP_8014_ADDRESS 0x8014
// Field Data
#define D0F0xE4_WRAP_8014_TxclkPermGateEnable_OFFSET 0
#define D0F0xE4_WRAP_8014_TxclkPermGateEnable_WIDTH 1
#define D0F0xE4_WRAP_8014_TxclkPermGateEnable_MASK 0x1
#define D0F0xE4_WRAP_8014_TxclkPrbsGateEnable_OFFSET 1
#define D0F0xE4_WRAP_8014_TxclkPrbsGateEnable_WIDTH 1
#define D0F0xE4_WRAP_8014_TxclkPrbsGateEnable_MASK 0x2
#define D0F0xE4_WRAP_8014_Reserved_2_2_OFFSET 2
#define D0F0xE4_WRAP_8014_Reserved_2_2_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_2_2_MASK 0x4
#define D0F0xE4_WRAP_8014_Reserved_3_3_OFFSET 3
#define D0F0xE4_WRAP_8014_Reserved_3_3_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_3_3_MASK 0x8
#define D0F0xE4_WRAP_8014_Reserved_4_4_OFFSET 4
#define D0F0xE4_WRAP_8014_Reserved_4_4_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_4_4_MASK 0x10
#define D0F0xE4_WRAP_8014_Reserved_5_5_OFFSET 5
#define D0F0xE4_WRAP_8014_Reserved_5_5_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_5_5_MASK 0x20
#define D0F0xE4_WRAP_8014_Reserved_6_6_OFFSET 6
#define D0F0xE4_WRAP_8014_Reserved_6_6_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_6_6_MASK 0x40
#define D0F0xE4_WRAP_8014_Reserved_7_7_OFFSET 7
#define D0F0xE4_WRAP_8014_Reserved_7_7_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_7_7_MASK 0x80
#define D0F0xE4_WRAP_8014_Reserved_8_8_OFFSET 8
#define D0F0xE4_WRAP_8014_Reserved_8_8_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_8_8_MASK 0x100
#define D0F0xE4_WRAP_8014_Reserved_9_9_OFFSET 9
#define D0F0xE4_WRAP_8014_Reserved_9_9_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_9_9_MASK 0x200
#define D0F0xE4_WRAP_8014_Reserved_10_10_OFFSET 10
#define D0F0xE4_WRAP_8014_Reserved_10_10_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_10_10_MASK 0x400
#define D0F0xE4_WRAP_8014_Reserved_11_11_OFFSET 11
#define D0F0xE4_WRAP_8014_Reserved_11_11_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_11_11_MASK 0x800
#define D0F0xE4_WRAP_8014_PcieGatePifA1xEnable_OFFSET 12
#define D0F0xE4_WRAP_8014_PcieGatePifA1xEnable_WIDTH 1
#define D0F0xE4_WRAP_8014_PcieGatePifA1xEnable_MASK 0x1000
#define D0F0xE4_WRAP_8014_Reserved_13_13_OFFSET 13
#define D0F0xE4_WRAP_8014_Reserved_13_13_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_13_13_MASK 0x2000
#define D0F0xE4_WRAP_8014_Reserved_14_14_OFFSET 14
#define D0F0xE4_WRAP_8014_Reserved_14_14_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_14_14_MASK 0x4000
#define D0F0xE4_WRAP_8014_Reserved_15_15_OFFSET 15
#define D0F0xE4_WRAP_8014_Reserved_15_15_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_15_15_MASK 0x8000
#define D0F0xE4_WRAP_8014_PcieGatePifA2p5xEnable_OFFSET 16
#define D0F0xE4_WRAP_8014_PcieGatePifA2p5xEnable_WIDTH 1
#define D0F0xE4_WRAP_8014_PcieGatePifA2p5xEnable_MASK 0x10000
#define D0F0xE4_WRAP_8014_Reserved_17_17_OFFSET 17
#define D0F0xE4_WRAP_8014_Reserved_17_17_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_17_17_MASK 0x20000
#define D0F0xE4_WRAP_8014_Reserved_18_18_OFFSET 18
#define D0F0xE4_WRAP_8014_Reserved_18_18_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_18_18_MASK 0x40000
#define D0F0xE4_WRAP_8014_Reserved_19_19_OFFSET 19
#define D0F0xE4_WRAP_8014_Reserved_19_19_WIDTH 1
#define D0F0xE4_WRAP_8014_Reserved_19_19_MASK 0x80000
#define D0F0xE4_WRAP_8014_TxclkPermGateOnlyWhenPllPwrDn_OFFSET 20
#define D0F0xE4_WRAP_8014_TxclkPermGateOnlyWhenPllPwrDn_WIDTH 1
#define D0F0xE4_WRAP_8014_TxclkPermGateOnlyWhenPllPwrDn_MASK 0x100000
#define D0F0xE4_WRAP_8014_Reserved_31_21_OFFSET 21
#define D0F0xE4_WRAP_8014_Reserved_31_21_WIDTH 11
#define D0F0xE4_WRAP_8014_Reserved_31_21_MASK 0xffe00000
/// D0F0xE4_WRAP_8014
typedef union {
struct {
UINT32 TxclkPermGateEnable:1 ; ///<
UINT32 TxclkPrbsGateEnable:1 ; ///<
UINT32 DdiGatePifA1xEnable:1 ; ///<
UINT32 DdiGatePifB1xEnable:1 ; ///<
UINT32 DdiGatePifC1xEnable:1 ; ///<
UINT32 DdiGatePifD1xEnable:1 ; ///<
UINT32 DdiGateDigAEnable:1 ; ///<
UINT32 DdiGateDigBEnable:1 ; ///<
UINT32 DdiGatePifA2p5xEnable:1 ; ///<
UINT32 DdiGatePifB2p5xEnable:1 ; ///<
UINT32 DdiGatePifC2p5xEnable:1 ; ///<
UINT32 DdiGatePifD2p5xEnable:1 ; ///<
UINT32 PcieGatePifA1xEnable:1 ; ///<
UINT32 PcieGatePifB1xEnable:1 ; ///<
UINT32 PcieGatePifC1xEnable:1 ; ///<
UINT32 PcieGatePifD1xEnable:1 ; ///<
UINT32 PcieGatePifA2p5xEnable:1 ; ///<
UINT32 PcieGatePifB2p5xEnable:1 ; ///<
UINT32 PcieGatePifC2p5xEnable:1 ; ///<
UINT32 PcieGatePifD2p5xEnable:1 ; ///<
UINT32 TxclkPermGateOnlyWhenPllPwrDn:1 ; ///<
UINT32 Reserved_31_21:11; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8014_STRUCT;
// **** GMMx6124 Register Definition ****
// Address
#define GMMx6124_ADDRESS 0x6124
// **** GMMx6124 Register Definition ****
// Address
#define GMMx6124_ADDRESS 0x6124
// Type
#define GMMx6124_TYPE TYPE_GMM
// Field Data
#define GMMx6124_DoutScratch_OFFSET 0
#define GMMx6124_DoutScratch_WIDTH 32
#define GMMx6124_DoutScratch_MASK 0xffffffff
// **** D0F0xE4_CORE_0020 Register Definition ****
// Address
#define D0F0xE4_CORE_0020_ADDRESS 0x20
// Type
#define D0F0xE4_CORE_0020_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_CORE_0020_Reserved_1_0_OFFSET 0
#define D0F0xE4_CORE_0020_Reserved_1_0_WIDTH 2
#define D0F0xE4_CORE_0020_Reserved_1_0_MASK 0x3
#define D0F0xE4_CORE_0020_Reserved_31_12_OFFSET 12
#define D0F0xE4_CORE_0020_Reserved_31_12_WIDTH 20
#define D0F0xE4_CORE_0020_Reserved_31_12_MASK 0xfffff000
/// D0F0xE4_CORE_0020
typedef union {
struct { ///<
UINT32 Reserved_1_0:2 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :2 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 Reserved_31_12:20; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_CORE_0020_STRUCT;
// **** D0F0xE4_CORE_0010 Register Definition ****
// Address
#define D0F0xE4_CORE_0010_ADDRESS 0x10
// Type
#define D0F0xE4_CORE_0010_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_CORE_0010_HwInitWrLock_OFFSET 0
#define D0F0xE4_CORE_0010_HwInitWrLock_WIDTH 1
#define D0F0xE4_CORE_0010_HwInitWrLock_MASK 0x1
#define D0F0xE4_CORE_0010_LcHotPlugDelSel_OFFSET 1
#define D0F0xE4_CORE_0010_LcHotPlugDelSel_WIDTH 3
#define D0F0xE4_CORE_0010_LcHotPlugDelSel_MASK 0xe
#define D0F0xE4_CORE_0010_Reserved_6_4_OFFSET 4
#define D0F0xE4_CORE_0010_Reserved_6_4_WIDTH 3
#define D0F0xE4_CORE_0010_Reserved_6_4_MASK 0x70
/// D0F0xE4_CORE_0010
typedef union {
struct { ///<
UINT32 HwInitWrLock:1 ; ///<
UINT32 LcHotPlugDelSel:3 ; ///<
UINT32 Reserved_6_4:3 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :3 ; ///<
UINT32 :3 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :6 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_CORE_0010_STRUCT;
// **** D0F0x98_x0C Register Definition ****
// Address
#define D0F0x98_x0C_ADDRESS 0xc
// Type
#define D0F0x98_x0C_TYPE TYPE_D0F0x98
// Field Data
#define D0F0x98_x0C_GcmWrrLenA_OFFSET 0
#define D0F0x98_x0C_GcmWrrLenA_WIDTH 8
#define D0F0x98_x0C_GcmWrrLenA_MASK 0xff
#define D0F0x98_x0C_GcmWrrLenB_OFFSET 8
#define D0F0x98_x0C_GcmWrrLenB_WIDTH 8
#define D0F0x98_x0C_GcmWrrLenB_MASK 0xff00
#define D0F0x98_x0C_Reserved_29_16_OFFSET 16
#define D0F0x98_x0C_Reserved_29_16_WIDTH 14
#define D0F0x98_x0C_Reserved_29_16_MASK 0x3fff0000
#define D0F0x98_x0C_StrictSelWinnerEn_OFFSET 30
#define D0F0x98_x0C_StrictSelWinnerEn_WIDTH 1
#define D0F0x98_x0C_StrictSelWinnerEn_MASK 0x40000000
/// D0F0x98_x0C
typedef union {
struct { ///<
UINT32 GcmWrrLenA:8 ; ///<
UINT32 GcmWrrLenB:8 ; ///<
UINT32 Reserved_29_16:14; ///<
UINT32 StrictSelWinnerEn:1 ; ///<
UINT32 :1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x98_x0C_STRUCT;
// **** D0F0xE4_WRAP_8063 Register Definition ****
// Address
#define D0F0xE4_WRAP_8063_ADDRESS 0x8063
// Type
#define D0F0xE4_WRAP_8063_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_8063_Reserved_0_0_OFFSET 0
#define D0F0xE4_WRAP_8063_Reserved_0_0_WIDTH 1
#define D0F0xE4_WRAP_8063_Reserved_0_0_MASK 0x1
#define D0F0xE4_WRAP_8063_Reserved_25_25_OFFSET 25
#define D0F0xE4_WRAP_8063_Reserved_25_25_WIDTH 1
#define D0F0xE4_WRAP_8063_Reserved_25_25_MASK 0x2000000
#define D0F0xE4_WRAP_8063_Reserved_27_26_OFFSET 26
#define D0F0xE4_WRAP_8063_Reserved_27_26_WIDTH 2
#define D0F0xE4_WRAP_8063_Reserved_27_26_MASK 0xc000000
#define D0F0xE4_WRAP_8063_Reserved_31_28_OFFSET 28
#define D0F0xE4_WRAP_8063_Reserved_31_28_WIDTH 4
#define D0F0xE4_WRAP_8063_Reserved_31_28_MASK 0xf0000000
/// D0F0xE4_WRAP_8063
typedef union {
struct { ///<
UINT32 Reserved_0_0:1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 line331:1 ; ///<
UINT32 line332:1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :2 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 line338:1 ; ///<
UINT32 line339:1 ; ///<
UINT32 line340:1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :2 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :2 ; ///<
UINT32 :1 ; ///<
UINT32 Reserved_25_25:1 ; ///<
UINT32 Reserved_27_26:2 ; ///<
UINT32 Reserved_31_28:4 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8063_STRUCT;
// **** D0F0xE4_WRAP_8015 Register Definition ****
// Address
#define D0F0xE4_WRAP_8015_ADDRESS 0x8015
// Type
#define D0F0xE4_WRAP_8015_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_WRAP_8015_EnableD0StateReport_OFFSET 0
#define D0F0xE4_WRAP_8015_EnableD0StateReport_WIDTH 1
#define D0F0xE4_WRAP_8015_EnableD0StateReport_MASK 0x1
#define D0F0xE4_WRAP_8015_Reserved_1_1_OFFSET 1
#define D0F0xE4_WRAP_8015_Reserved_1_1_WIDTH 1
#define D0F0xE4_WRAP_8015_Reserved_1_1_MASK 0x2
#define D0F0xE4_WRAP_8015_SlowRefclkThroughTxclk2p5x_OFFSET 2
#define D0F0xE4_WRAP_8015_SlowRefclkThroughTxclk2p5x_WIDTH 1
#define D0F0xE4_WRAP_8015_SlowRefclkThroughTxclk2p5x_MASK 0x4
#define D0F0xE4_WRAP_8015_SlowRefclkEnableTxclk2p5x_OFFSET 3
#define D0F0xE4_WRAP_8015_SlowRefclkEnableTxclk2p5x_WIDTH 1
#define D0F0xE4_WRAP_8015_SlowRefclkEnableTxclk2p5x_MASK 0x8
#define D0F0xE4_WRAP_8015_SlowRefclkDivideTxclk2p5x_OFFSET 4
#define D0F0xE4_WRAP_8015_SlowRefclkDivideTxclk2p5x_WIDTH 2
#define D0F0xE4_WRAP_8015_SlowRefclkDivideTxclk2p5x_MASK 0x30
#define D0F0xE4_WRAP_8015_SlowRefclkBurstTxclk2p5x_OFFSET 6
#define D0F0xE4_WRAP_8015_SlowRefclkBurstTxclk2p5x_WIDTH 2
#define D0F0xE4_WRAP_8015_SlowRefclkBurstTxclk2p5x_MASK 0xc0
#define D0F0xE4_WRAP_8015_Reserved_8_8_OFFSET 8
#define D0F0xE4_WRAP_8015_Reserved_8_8_WIDTH 1
#define D0F0xE4_WRAP_8015_Reserved_8_8_MASK 0x100
#define D0F0xE4_WRAP_8015_SlowRefclkLcntGateForce_OFFSET 9
#define D0F0xE4_WRAP_8015_SlowRefclkLcntGateForce_WIDTH 1
#define D0F0xE4_WRAP_8015_SlowRefclkLcntGateForce_MASK 0x200
#define D0F0xE4_WRAP_8015_SlowRefclkThroughTxclk1x_OFFSET 10
#define D0F0xE4_WRAP_8015_SlowRefclkThroughTxclk1x_WIDTH 1
#define D0F0xE4_WRAP_8015_SlowRefclkThroughTxclk1x_MASK 0x400
#define D0F0xE4_WRAP_8015_SlowRefclkEnableTxclk1x_OFFSET 11
#define D0F0xE4_WRAP_8015_SlowRefclkEnableTxclk1x_WIDTH 1
#define D0F0xE4_WRAP_8015_SlowRefclkEnableTxclk1x_MASK 0x800
#define D0F0xE4_WRAP_8015_SlowRefclkDivideTxclk1x_OFFSET 12
#define D0F0xE4_WRAP_8015_SlowRefclkDivideTxclk1x_WIDTH 2
#define D0F0xE4_WRAP_8015_SlowRefclkDivideTxclk1x_MASK 0x3000
#define D0F0xE4_WRAP_8015_SlowRefclkBurstTxclk1x_OFFSET 14
#define D0F0xE4_WRAP_8015_SlowRefclkBurstTxclk1x_WIDTH 2
#define D0F0xE4_WRAP_8015_SlowRefclkBurstTxclk1x_MASK 0xc000
#define D0F0xE4_WRAP_8015_RefclkRegsGateLatency_OFFSET 16
#define D0F0xE4_WRAP_8015_RefclkRegsGateLatency_WIDTH 6
#define D0F0xE4_WRAP_8015_RefclkRegsGateLatency_MASK 0x3f0000
#define D0F0xE4_WRAP_8015_Reserved_22_22_OFFSET 22
#define D0F0xE4_WRAP_8015_Reserved_22_22_WIDTH 1
#define D0F0xE4_WRAP_8015_Reserved_22_22_MASK 0x400000
#define D0F0xE4_WRAP_8015_RefclkRegsGateEnable_OFFSET 23
#define D0F0xE4_WRAP_8015_RefclkRegsGateEnable_WIDTH 1
#define D0F0xE4_WRAP_8015_RefclkRegsGateEnable_MASK 0x800000
#define D0F0xE4_WRAP_8015_RefclkBphyGateLatency_OFFSET 24
#define D0F0xE4_WRAP_8015_RefclkBphyGateLatency_WIDTH 6
#define D0F0xE4_WRAP_8015_RefclkBphyGateLatency_MASK 0x3f000000
#define D0F0xE4_WRAP_8015_Reserved_30_30_OFFSET 30
#define D0F0xE4_WRAP_8015_Reserved_30_30_WIDTH 1
#define D0F0xE4_WRAP_8015_Reserved_30_30_MASK 0x40000000
#define D0F0xE4_WRAP_8015_RefclkBphyGateEnable_OFFSET 31
#define D0F0xE4_WRAP_8015_RefclkBphyGateEnable_WIDTH 1
#define D0F0xE4_WRAP_8015_RefclkBphyGateEnable_MASK 0x80000000
/// D0F0xE4_WRAP_8015
typedef union {
struct { ///<
UINT32 EnableD0StateReport:1 ; ///<
UINT32 Reserved_1_1:1 ; ///<
UINT32 SlowRefclkThroughTxclk2p5x:1 ; ///<
UINT32 SlowRefclkEnableTxclk2p5x:1 ; ///<
UINT32 SlowRefclkDivideTxclk2p5x:2 ; ///<
UINT32 SlowRefclkBurstTxclk2p5x:2 ; ///<
UINT32 Reserved_8_8:1 ; ///<
UINT32 SlowRefclkLcntGateForce:1 ; ///<
UINT32 SlowRefclkThroughTxclk1x:1 ; ///<
UINT32 SlowRefclkEnableTxclk1x:1 ; ///<
UINT32 SlowRefclkDivideTxclk1x:2 ; ///<
UINT32 SlowRefclkBurstTxclk1x:2 ; ///<
UINT32 RefclkRegsGateLatency:6 ; ///<
UINT32 Reserved_22_22:1 ; ///<
UINT32 RefclkRegsGateEnable:1 ; ///<
UINT32 RefclkBphyGateLatency:6 ; ///<
UINT32 Reserved_30_30:1 ; ///<
UINT32 RefclkBphyGateEnable:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_WRAP_8015_STRUCT;
// **** DxF0xE4_xB5 Register Definition ****
// Address
#define DxF0xE4_xB5_ADDRESS 0xb5
// Type
#define DxF0xE4_xB5_TYPE TYPE_D4F0xE4
// Field Data
#define DxF0xE4_xB5_LcSelectDeemphasis_OFFSET 0
#define DxF0xE4_xB5_LcSelectDeemphasis_WIDTH 1
#define DxF0xE4_xB5_LcSelectDeemphasis_MASK 0x1
#define DxF0xE4_xB5_LcSelectDeemphasisCntl_OFFSET 1
#define DxF0xE4_xB5_LcSelectDeemphasisCntl_WIDTH 2
#define DxF0xE4_xB5_LcSelectDeemphasisCntl_MASK 0x6
#define DxF0xE4_xB5_LcRcvdDeemphasis_OFFSET 3
#define DxF0xE4_xB5_LcRcvdDeemphasis_WIDTH 1
#define DxF0xE4_xB5_LcRcvdDeemphasis_MASK 0x8
#define DxF0xE4_xB5_Reserved_31_23_OFFSET 23
#define DxF0xE4_xB5_Reserved_31_23_WIDTH 9
#define DxF0xE4_xB5_Reserved_31_23_MASK 0xff800000
/// DxF0xE4_xB5
typedef union {
struct { ///<
UINT32 LcSelectDeemphasis:1 ; ///<
UINT32 LcSelectDeemphasisCntl:2 ; ///<
UINT32 LcRcvdDeemphasis:1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :2 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 line519:1 ; ///<
UINT32 :1 ; ///<
UINT32 line521:2 ; ///<
UINT32 line522:2 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 :2 ; ///<
UINT32 :1 ; ///<
UINT32 :1 ; ///<
UINT32 Reserved_31_23:9 ; ///<
} Field; ///<
UINT32 Value; ///<
} DxF0xE4_xB5_STRUCT;
// **** D0F0xE4_PHY_6006 Register Definition ****
// Address
#define D0F0xE4_PHY_6006_ADDRESS 0x6006
// Type
#define D0F0xE4_PHY_6006_TYPE TYPE_D0F0xE4
// Field Data
#define D0F0xE4_PHY_6006_TxMarginNom_OFFSET 0
#define D0F0xE4_PHY_6006_TxMarginNom_WIDTH 8
#define D0F0xE4_PHY_6006_TxMarginNom_MASK 0xff
#define D0F0xE4_PHY_6006_DeemphGen1Nom_OFFSET 8
#define D0F0xE4_PHY_6006_DeemphGen1Nom_WIDTH 8
#define D0F0xE4_PHY_6006_DeemphGen1Nom_MASK 0xff00
#define D0F0xE4_PHY_6006_Deemph35Gen2Nom_OFFSET 16
#define D0F0xE4_PHY_6006_Deemph35Gen2Nom_WIDTH 8
#define D0F0xE4_PHY_6006_Deemph35Gen2Nom_MASK 0xff0000
#define D0F0xE4_PHY_6006_Deemph60Gen2Nom_OFFSET 24
#define D0F0xE4_PHY_6006_Deemph60Gen2Nom_WIDTH 8
#define D0F0xE4_PHY_6006_Deemph60Gen2Nom_MASK 0xff000000
/// D0F0xE4_PHY_6006
typedef union {
struct { ///<
UINT32 TxMarginNom:8 ; ///<
UINT32 DeemphGen1Nom:8 ; ///<
UINT32 Deemph35Gen2Nom:8 ; ///<
UINT32 Deemph60Gen2Nom:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0xE4_PHY_6006_STRUCT;
// **** D0F0x64_x1C Register Definition ****
// Address
#define D0F0x64_x1C_ADDRESS 0x1c
// Type
#define D0F0x64_x1C_TYPE TYPE_D0F0x64
// Field Data
#define D0F0x64_x1C_WriteDis_OFFSET 0
#define D0F0x64_x1C_WriteDis_WIDTH 1
#define D0F0x64_x1C_WriteDis_MASK 0x1
#define D0F0x64_x1C_F0NonlegacyDeviceTypeEn_OFFSET 1
#define D0F0x64_x1C_F0NonlegacyDeviceTypeEn_WIDTH 1
#define D0F0x64_x1C_F0NonlegacyDeviceTypeEn_MASK 0x2
#define D0F0x64_x1C_F064BarEn_OFFSET 2
#define D0F0x64_x1C_F064BarEn_WIDTH 1
#define D0F0x64_x1C_F064BarEn_MASK 0x4
#define D0F0x64_x1C_MemApSize_OFFSET 3
#define D0F0x64_x1C_MemApSize_WIDTH 3
#define D0F0x64_x1C_MemApSize_MASK 0x38
#define D0F0x64_x1C_RegApSize_OFFSET 6
#define D0F0x64_x1C_RegApSize_WIDTH 1
#define D0F0x64_x1C_RegApSize_MASK 0x40
/// D0F0x64_x1C
typedef union {
struct { ///<
UINT32 WriteDis:1 ; ///<
UINT32 F0NonlegacyDeviceTypeEn:1 ; ///<
UINT32 F064BarEn:1 ; ///<
UINT32 MemApSize:3 ; ///<
UINT32 RegApSize:1 ; ///<
UINT32 /* DualfuncDisplayEn*/:1 ; ///<
UINT32 /* AudioEn*/:1 ; ///<
UINT32 /* MsiDis*/:1 ; ///<
UINT32 /* AudioNonlegacyDeviceTypeEn*/:1 ; ///<
UINT32 /* Audio64BarEn*/:1 ; ///<
UINT32 /* VgaDis*/:1 ; ///<
UINT32 /* FbAlwaysOn*/:1 ; ///<
UINT32 /* FbCplTypeSel*/:2 ; ///<
UINT32 /* IoBarDis*/:1 ; ///<
UINT32 /* F0En*/:1 ; ///<
UINT32 /* F0BarEn*/:1 ; ///<
UINT32 /* F1BarEn*/:1 ; ///<
UINT32 /* F2BarEn*/:1 ; ///<
UINT32 /* PcieDis*/:1 ; ///<
UINT32 /* BifBxcntlSpare0*/:1 ; ///<
UINT32 /* RcieEn*/:1 ; ///<
UINT32 /* BifBxcntlSpare*/:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} D0F0x64_x1C_STRUCT;
// **** GMMx00 Register Definition ****
// Address
#define GMMx00_ADDRESS 0x0
// Type
#define GMMx00_TYPE TYPE_GMM
// Field Data
#define GMMx00_Offset_OFFSET 0
#define GMMx00_Offset_WIDTH 31
#define GMMx00_Offset_MASK 0x7fffffff
#define GMMx00_Aper_OFFSET 31
#define GMMx00_Aper_WIDTH 1
#define GMMx00_Aper_MASK 0x80000000
/// GMMx00
typedef union {
struct { ///<
UINT32 Offset:31; ///<
UINT32 Aper:1 ; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx00_STRUCT;
// **** GMMx04 Register Definition ****
// Address
#define GMMx04_ADDRESS 0x4
// Type
#define GMMx04_TYPE TYPE_GMM
// Field Data
#define GMMx04_Data_OFFSET 0
#define GMMx04_Data_WIDTH 32
#define GMMx04_Data_MASK 0xffffffff
/// GMMx04
typedef union {
struct { ///<
UINT32 Data:32; ///<
} Field; ///<
UINT32 Value; ///<
} GMMx04_STRUCT;
// **** D18F2x09C_x0D0FE00A Register Definition ****
// Address
#define D18F2x09C_x0D0FE00A_ADDRESS 0x0D0FE00A
// Type
#define D18F2x09C_x0D0FE00A_TYPE TYPE_D18F2x9C
// Field Data
#define D18F2x09C_x0D0FE00A_Reserved_3_0_OFFSET 0
#define D18F2x09C_x0D0FE00A_Reserved_3_0_WIDTH 4
#define D18F2x09C_x0D0FE00A_Reserved_3_0_MASK 0xF
#define D18F2x09C_x0D0FE00A_SkewMemClk_OFFSET 4
#define D18F2x09C_x0D0FE00A_SkewMemClk_WIDTH 1
#define D18F2x09C_x0D0FE00A_SkewMemClk_MASK 0x10
#define D18F2x09C_x0D0FE00A_Reserved_11_5_OFFSET 5
#define D18F2x09C_x0D0FE00A_Reserved_11_5_WIDTH 7
#define D18F2x09C_x0D0FE00A_Reserved_11_5_MASK 0xFE0
#define D18F2x09C_x0D0FE00A_Reserved_31_15_OFFSET 15
#define D18F2x09C_x0D0FE00A_Reserved_31_15_WIDTH 17
#define D18F2x09C_x0D0FE00A_Reserved_31_15_MASK 0xFFFF8000
/// D18F2x09C_x0D0FE00A
typedef union {
struct { ///<
UINT32 Reserved_3_0:4; ///<
UINT32 SkewMemClk:1; ///<
UINT32 Reserved_11_5:7; ///<
UINT32 :2; ///<
UINT32 :1; ///<
UINT32 Reserved_31_15:17; ///<
} Field; ///<
UINT32 Value; ///<
} D18F2x09C_x0D0FE00A_STRUCT;
/// D0F0xE4_WRAP_8016
typedef union {
struct { ///<
UINT32 CalibAckLatency:6 ; ///<
UINT32 Reserved_7_6:2 ; ///<
UINT32 CalibDoneSelPifA:1 ; ///<
UINT32 Reserved_9_9:1 ; ///<
UINT32 Reserved_10_10:1 ; ///<
UINT32 Reserved_11_11:1 ; ///<
UINT32 Gen1OnlyEngage:1 ; ///<
UINT32 Gen1OnlyEngaged:1 ; ///<
UINT32 Reserved_15_14:2 ; ///<
UINT32 LclkDynGateLatency:6 ; ///<
UINT32 LclkGateFree:1 ; ///<
UINT32 LclkDynGateEnable:1 ; ///<
UINT32 Reserved_31_24:8 ; ///<
} Field; ///<
UINT32 Value; ///<
} ex688_STRUCT;
#endif
|