index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
ti
/
pci1x2x
/
Makefile.inc
blob: 4f2a3d3ec930252760edb68dcf2e027aafc9c8d0 (
plain
)
1
2
3
4
5
ifeq ($(CONFIG_SOUTHBRIDGE_TI_PCI1X2X),y) ramstage-y += pci1x2x.c endif
