index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
ricoh
/
rl5c476
/
Makefile.inc
blob: 3fa232f1f8a8941b0a9ceca4da735e89c596fa8f (
plain
)
1
2
3
4
5
ifeq ($(CONFIG_SOUTHBRIDGE_RICOH_RL5C476),y) ramstage-y += rl5c476.c endif
