1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <console/console.h>
#include <device/pci_ops.h>
#include <device/device.h>
#include <device/pci_def.h>
#include <device/smbus_host.h>
#include <southbridge/intel/common/pmbase.h>
#include <southbridge/intel/common/pmclib.h>
#include <elog.h>
#include "pch.h"
#include "chip.h"
#if CONFIG(INTEL_LYNXPOINT_LP)
#include "lp_gpio.h"
#else
#include <southbridge/intel/common/gpio.h>
#endif
enum pch_platform_type get_pch_platform_type(void)
{
const u16 did = pci_read_config16(PCH_LPC_DEV, PCI_DEVICE_ID);
/* Check if this is a LPT-LP or WPT-LP device ID */
if ((did & 0xff00) == 0x9c00)
return PCH_TYPE_ULT;
/* Non-LP laptop SKUs have an odd device ID (least significant bit is one) */
if (did & 1)
return PCH_TYPE_MOBILE;
/* Desktop and Server SKUs have an even device ID */
return PCH_TYPE_DESKTOP;
}
static void pch_enable_bars(void)
{
pci_write_config32(PCH_LPC_DEV, RCBA, CONFIG_FIXED_RCBA_MMIO_BASE | 1);
pci_write_config32(PCH_LPC_DEV, PMBASE, DEFAULT_PMBASE | 1);
/* Enable ACPI BAR */
pci_write_config8(PCH_LPC_DEV, ACPI_CNTL, ACPI_EN);
pci_write_config32(PCH_LPC_DEV, GPIO_BASE, DEFAULT_GPIOBASE | 1);
/* Enable GPIO functionality. */
pci_write_config8(PCH_LPC_DEV, GPIO_CNTL, 0x10);
}
static void pch_generic_setup(void)
{
printk(BIOS_DEBUG, "Disabling Watchdog reboot...");
RCBA32(GCS) = RCBA32(GCS) | (1 << 5); /* No reset */
write_pmbase16(0x60 | 0x08, (1 << 11)); /* halt timer */
printk(BIOS_DEBUG, " done.\n");
}
void pch_enable_lpc(void)
{
const struct device *dev = pcidev_on_root(0x1f, 0);
const struct southbridge_intel_lynxpoint_config *config = NULL;
/* Set COM1/COM2 decode range */
pci_write_config16(PCH_LPC_DEV, LPC_IO_DEC, 0x0010);
/* Enable SuperIO + MC + COM1 + PS/2 Keyboard/Mouse */
u16 lpc_config = CNF1_LPC_EN | CNF2_LPC_EN | GAMEL_LPC_EN |
COMA_LPC_EN | KBC_LPC_EN | MC_LPC_EN;
pci_write_config16(PCH_LPC_DEV, LPC_EN, lpc_config);
/* Set up generic decode ranges */
if (!dev)
return;
if (dev->chip_info)
config = dev->chip_info;
if (!config)
return;
pci_write_config32(PCH_LPC_DEV, LPC_GEN1_DEC, config->gen1_dec);
pci_write_config32(PCH_LPC_DEV, LPC_GEN2_DEC, config->gen2_dec);
pci_write_config32(PCH_LPC_DEV, LPC_GEN3_DEC, config->gen3_dec);
pci_write_config32(PCH_LPC_DEV, LPC_GEN4_DEC, config->gen4_dec);
}
void __weak mainboard_config_superio(void)
{
}
int early_pch_init(void)
{
int wake_from_s3;
pch_enable_bars();
#if CONFIG(INTEL_LYNXPOINT_LP)
setup_pch_lp_gpios(mainboard_gpio_map);
#else
setup_pch_gpios(&mainboard_gpio_map);
#endif
pch_generic_setup();
/* Enable SMBus for reading SPDs. */
enable_smbus();
/* Enable IOAPIC */
RCBA16(OIC) = 0x0100;
/* PCH BWG says to read back the IOAPIC enable register */
(void)RCBA16(OIC);
/* Mainboard RCBA settings */
mainboard_config_rcba();
RCBA32_OR(FD, PCH_DISABLE_ALWAYS);
RCBA32(0x2088) = 0x00109000;
RCBA32_OR(0x20ac, 1 << 30);
if (!pch_is_lp()) {
RCBA32_AND_OR(0x2340, ~(0xff << 0), 0x1b << 0);
RCBA32_AND_OR(0x2340, ~(0xff << 16), 0x3a << 16);
RCBA32(0x2324) = 0x00854c74;
}
wake_from_s3 = southbridge_detect_s3_resume();
elog_boot_notify(wake_from_s3);
/* Report if we are waking from s3. */
return wake_from_s3;
}
|
