1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2008-2009 coresystems GmbH
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; version 2 of
* the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <console/console.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <arch/io.h>
#include <delay.h>
#include "i82801gx.h"
#define NAMBAR 0x10
#define MASTER_VOL 0x02
#define PAGING 0x24
#define EXT_AUDIO 0x28
#define FUNC_SEL 0x66
#define INFO_IO 0x68
#define CONNECTOR 0x6a
#define VENDOR_ID1 0x7c
#define VENDOR_ID2 0x7e
#define SEC_VENDOR_ID1 0xfc
#define SEC_VENDOR_ID2 0xfe
#define NABMBAR 0x14
#define GLOB_CNT 0x2c
#define GLOB_STA 0x30
#define CAS 0x34
#define MMBAR 0x10
#define EXT_MODEM_ID1 0x3c
#define EXT_MODEM_ID2 0xbc
#define MBAR 0x14
#define SEC_CODEC 0x40
/* FIXME. This table is probably mainboard specific */
static u16 ac97_function[16*2][4] = {
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) },
{ (1 << 5), (2 << 11), (1 << 10), (3 << 13) }
};
static u16 nabmbar;
static u16 nambar;
static int ac97_semaphore(void)
{
int timeout;
u8 reg8;
timeout = 0xffff;
do {
reg8 = inb(nabmbar + CAS);
timeout--;
} while ((reg8 & 1) && timeout);
if (! timeout) {
printk(BIOS_DEBUG, "Timeout!\n");
}
return (!timeout);
}
static void init_cnr(void)
{
// TODO
}
static void program_sigid(struct device *dev, u32 id)
{
pci_write_config32(dev, 0x2c, id);
}
static void ac97_audio_init(struct device *dev)
{
u16 reg16;
u32 reg32;
int i;
printk(BIOS_DEBUG, "Initializing AC'97 Audio.\n");
/* top 16 bits are zero, so don't read them */
nabmbar = pci_read_config16(dev, NABMBAR) & 0xfffe;
nambar = pci_read_config16(dev, NAMBAR) & 0xfffe;
reg16 = inw(nabmbar + GLOB_CNT);
reg16 |= (1 << 1); /* Remove AC_RESET# */
outw(reg16, nabmbar + GLOB_CNT);
/* Wait 600ms. Ouch. */
udelay(600 * 1000);
init_cnr();
/* Detect Primary AC'97 Codec */
reg32 = inl(nabmbar + GLOB_STA);
if ((reg32 & ((1 << 28) | (1 << 9) | (1 << 8))) == 0) {
/* Primary Codec not found */
printk(BIOS_DEBUG, "No primary codec. Disabling AC'97 Audio.\n");
return;
}
ac97_semaphore();
/* Detect if codec is programmable */
outw(0x8000, nambar + MASTER_VOL);
ac97_semaphore();
if (inw(nambar + MASTER_VOL) != 0x8000) {
printk(BIOS_DEBUG, "Codec not programmable. Disabling AC'97 Audio.\n");
return;
}
/* Program Vendor IDs */
reg32 = inw(nambar + VENDOR_ID1);
reg32 <<= 16;
reg32 |= (u16)inw(nambar + VENDOR_ID2);
program_sigid(dev, reg32);
/* Is Codec AC'97 2.3 compliant? */
reg16 = inw(nambar + EXT_AUDIO);
/* [11:10] = 10b -> AC'97 2.3 */
if ((reg16 & 0x0c00) != 0x0800) {
/* No 2.3 Codec. We're done */
return;
}
/* Select Page 1 */
reg16 = inw(nambar + PAGING);
reg16 &= 0xfff0;
reg16 |= 0x0001;
outw(reg16, nambar + PAGING);
for (i = 0x0a * 2; i > 0; i--) {
outw(i, nambar + FUNC_SEL);
/* Function could not be selected. Next one */
if (inw(nambar + FUNC_SEL) != i)
continue;
reg16 = inw(nambar + INFO_IO);
/* Function Information present? */
if (!(reg16 & (1 << 0)))
continue;
/* Function Information valid? */
if (!(reg16 & (1 << 4)))
continue;
/* Program Buffer Delay [9:5] */
reg16 &= 0x03e0;
reg16 |= ac97_function[i][0];
/* Program Gain [15:11] */
reg16 |= ac97_function[i][1];
/* Program Inversion [10] */
reg16 |= ac97_function[i][2];
outw(reg16, nambar + INFO_IO);
/* Program Connector / Jack Location */
reg16 = inw(nambar + CONNECTOR);
reg16 &= 0x1fff;
reg16 |= ac97_function[i][3];
outw(reg16, nambar + CONNECTOR);
}
}
static void ac97_modem_init(struct device *dev)
{
u16 reg16;
u32 reg32;
u16 mmbar, mbar;
mmbar = pci_read_config16(dev, MMBAR) & 0xfffe;
mbar = pci_read_config16(dev, MBAR) & 0xfffe;
reg16 = inw(mmbar + EXT_MODEM_ID1);
if ((reg16 & 0xc000) != 0xc000 ) {
if (reg16 & (1 << 0)) {
reg32 = inw(mmbar + VENDOR_ID2);
reg32 <<= 16;
reg32 |= (u16)inw(mmbar + VENDOR_ID1);
program_sigid(dev, reg32);
return;
}
}
/* Secondary codec? */
reg16 = inw(mbar + SEC_CODEC);
if ((reg16 & (1 << 9)) == 0)
return;
reg16 = inw(mmbar + EXT_MODEM_ID2);
if ((reg16 & 0xc000) == 0x4000) {
if (reg16 & (1 << 0)) {
reg32 = inw(mmbar + SEC_VENDOR_ID2);
reg32 <<= 16;
reg32 |= (u16)inw(mmbar + SEC_VENDOR_ID1);
program_sigid(dev, reg32);
return;
}
}
}
static void ac97_set_subsystem(device_t dev, unsigned vendor, unsigned device)
{
if (!vendor || !device) {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,
pci_read_config32(dev, PCI_VENDOR_ID));
} else {
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,
((device & 0xffff) << 16) | (vendor & 0xffff));
}
}
static struct pci_operations ac97_pci_ops = {
.set_subsystem = ac97_set_subsystem,
};
static struct device_operations ac97_audio_ops = {
.read_resources = pci_dev_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_dev_enable_resources,
.init = ac97_audio_init,
.scan_bus = 0,
.enable = i82801gx_enable,
.ops_pci = &ac97_pci_ops,
};
static struct device_operations ac97_modem_ops = {
.read_resources = pci_dev_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_dev_enable_resources,
.init = ac97_modem_init,
.scan_bus = 0,
.enable = i82801gx_enable,
.ops_pci = &ac97_pci_ops,
};
/* 82801GB/GR/GDH/GBM/GHM (ICH7/ICH7R/ICH7DH/ICH7-M/ICH7-M DH) */
/* Note: 82801GU (ICH7-U) doesn't have AC97 audio. */
static const struct pci_driver i82801gx_ac97_audio __pci_driver = {
.ops = &ac97_audio_ops,
.vendor = PCI_VENDOR_ID_INTEL,
.device = 0x27de,
};
/* 82801GB/GR/GDH/GBM/GHM (ICH7/ICH7R/ICH7DH/ICH7-M/ICH7-M DH) */
/* Note: 82801GU (ICH7-U) doesn't have AC97 modem. */
static const struct pci_driver i82801gx_ac97_modem __pci_driver = {
.ops = &ac97_modem_ops,
.vendor = PCI_VENDOR_ID_INTEL,
.device = 0x27dd,
};
|
