src/southbridge/intel/i82801dx/bootblock.c


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

/* SPDX-License-Identifier: GPL-2.0-only */

#include <arch/bootblock.h>
#include <device/pci_ops.h>

#include "i82801dx.h"

void bootblock_early_southbridge_init(void)
{
	/* Set FWH IDs for 2 MB flash part. */
	if (CONFIG_ROM_SIZE == 0x200000)
		pci_write_config32(PCI_DEV(0, 0x1f, 0), 0xe8, 0x00001111);


	/* Setup decode ports and LPC I/F enables. */
	i82801dx_early_init();
	i82801dx_lpc_setup();
}