blob: a6e000b23365c1a92b7aa53f5579e0a6c4d46a30 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <device/device.h>
#include <device/pci.h>
#include <console/console.h>
#include <cpu/x86/smm.h>
#include <cpu/intel/smm_reloc.h>
#include <southbridge/intel/common/pmbase.h>
#include <southbridge/intel/common/pmutil.h>
#include "pmutil.h"
u16 get_pmbase(void)
{
return lpc_get_pmbase();
}
static int smi_enabled(void)
{
u32 smi_en;
/* Log events from chipset before clearing */
if (CONFIG(ELOG))
pch_log_state();
smi_en = read_pmbase32(SMI_EN);
if (smi_en & APMC_EN) {
printk(BIOS_INFO, "SMI# handler already enabled?\n");
return 1;
}
return 0;
}
static void smm_southbridge_enable(uint16_t pm1_events)
{
u32 smi_en;
u32 gpe0_en;
/* Disable GPE0 PME_B0 */
gpe0_en = read_pmbase32(GPE0_EN);
gpe0_en &= ~PME_B0_EN;
write_pmbase32(GPE0_EN, gpe0_en);
write_pmbase16(PM1_EN, pm1_events);
/* Enable SMI generation:
* - on TCO events
* - on APMC writes (io 0xb2)
* - on writes to SLP_EN (sleep states)
* No SMIs:
* - on microcontroller writes (io 0x62/0x66)
*/
smi_en = 0; /* reset SMI enables */
smi_en |= TCO_EN;
smi_en |= APMC_EN;
if (CONFIG(DEBUG_PERIODIC_SMI))
smi_en |= PERIODIC_EN;
smi_en |= SLP_SMI_EN;
/* The following need to be on for SMIs to happen */
smi_en |= EOS | GBL_SMI_EN;
write_pmbase32(SMI_EN, smi_en);
}
void global_smi_enable(void)
{
if (smi_enabled())
return;
dump_all_status();
smm_southbridge_enable(PWRBTN_EN | GBL_EN);
}
void smm_southbridge_clear_state(void)
{
if (smi_enabled())
return;
/* Dump and clear status registers */
reset_smi_status();
reset_pm1_status();
reset_tco_status();
reset_gpe0_status();
}
|
