summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/cs5536/chip.h
blob: cb3cbe1039883a786e188a20804cc4a4d36c544c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
#ifndef _SOUTHBRIDGE_AMD_CS5536
#define _SOUTHBRIDGE_AMD_CS5536

extern struct chip_operations southbridge_amd_cs5536_ops;

struct southbridge_amd_cs5536_config {
	/* interrupt enable for LPC bus */
	int lpc_serirq_enable;	/* how to enable, e.g. 0x80 */
 	int lpc_irq;		/* what to enable, e.g. 0x18 */
 	int enable_gpio0_inta; 	/* almost always will be true */
};

#endif	/* _SOUTHBRIDGE_AMD_CS5536 */