Makefile.inc « riscv « ucb « soc « src - coreboot.git - my copy of coreboot

summary refs log tree commit diff

path: root/src/soc/ucb/riscv/Makefile.inc

blob: 80899d570f5fccf3e4791f08fe722c3406f49ef6 (plain)

ifeq ($(CONFIG_SOC_UCB_RISCV),y)

romstage-y += cbmem.c

ramstage-y += cbmem.c

endif