blob: ad48c1cb767520157f1e4c9f159628d893142252 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
config SOC_UCB_RISCV
select ARCH_RISCV_S
select ARCH_RISCV_U
select ARCH_RISCV_PMP
select ARCH_BOOTBLOCK_RISCV
select ARCH_VERSTAGE_RISCV
select ARCH_ROMSTAGE_RISCV
select ARCH_RAMSTAGE_RISCV
select GENERIC_UDELAY
select HAVE_MONOTONIC_TIMER
select RISCV_USE_ARCH_TIMER
bool
default n
if SOC_UCB_RISCV
if ARCH_RISCV_RV64
config RISCV_ARCH
string
default "rv64imafd"
config RISCV_ABI
string
default "lp64d"
config RISCV_CODEMODEL
string
default "medany"
endif
if ARCH_RISCV_RV32
config RISCV_ARCH
string
default "rv32im"
config RISCV_ABI
string
default "ilp32"
config RISCV_CODEMODEL
string
default "medany"
endif
config RISCV_WORKING_HARTID
int
default 0
endif
|