1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <assert.h>
#include <bootmode.h>
#include <cbfs.h>
#include <console/console.h>
#include <ip_checksum.h>
#include <security/vboot/vboot_common.h>
#include <soc/dramc_param.h>
#include <soc/dramc_pi_api.h>
#include <soc/emi.h>
#include <soc/mt6358.h>
#include <symbols.h>
static int mt_mem_test(void)
{
u64 rank_size[RANK_MAX];
if (CONFIG(MEMORY_TEST)) {
size_t r;
u8 *addr = _dram;
dramc_get_rank_size(rank_size);
for (r = RANK_0; r < RANK_MAX; r++) {
int i;
if (rank_size[r] == 0)
break;
i = complex_mem_test(addr, 0x2000);
printk(BIOS_DEBUG, "[MEM] complex R/W mem test %s : %d\n",
(i == 0) ? "pass" : "fail", i);
if (i != 0) {
printk(BIOS_ERR, "DRAM memory test failed\n");
return -1;
}
addr += rank_size[r];
}
}
return 0;
}
static void dump_param_header(const struct dramc_param *dparam)
{
const struct dramc_param_header *header = &dparam->header;
printk(BIOS_DEBUG, "header.status = %#x\n", header->status);
printk(BIOS_DEBUG, "header.magic = %#x (expected: %#x)\n",
header->magic, DRAMC_PARAM_HEADER_MAGIC);
printk(BIOS_DEBUG, "header.version = %#x (expected: %#x)\n",
header->version, DRAMC_PARAM_HEADER_VERSION);
printk(BIOS_DEBUG, "header.size = %#x (expected: %#lx)\n",
header->size, sizeof(*dparam));
printk(BIOS_DEBUG, "header.config = %#x\n", header->config);
printk(BIOS_DEBUG, "header.flags = %#x\n", header->flags);
printk(BIOS_DEBUG, "header.checksum = %#x\n", header->checksum);
}
static u32 compute_checksum(const struct dramc_param *dparam)
{
return (u32)compute_ip_checksum(dparam->freq_params,
sizeof(dparam->freq_params));
}
static int dram_run_fast_calibration(const struct dramc_param *dparam,
u16 config)
{
if (!is_valid_dramc_param(dparam)) {
printk(BIOS_WARNING,
"Invalid DRAM calibration data from flash\n");
dump_param_header(dparam);
return -1;
}
if (dparam->header.config != config) {
printk(BIOS_WARNING,
"Incompatible config for calibration data from flash "
"(expected: %#x, saved: %#x)\n",
config, dparam->header.config);
return -1;
}
const u32 checksum = compute_checksum(dparam);
if (dparam->header.checksum != checksum) {
printk(BIOS_ERR,
"Invalid DRAM calibration checksum from flash "
"(expected: %#x, saved: %#x)\n",
checksum, dparam->header.checksum);
return -1;
}
return 0;
}
static int dram_run_full_calibration(struct dramc_param *dparam,
u32 ddr_geometry, u16 config)
{
initialize_dramc_param(dparam, config);
/* Load and run the provided blob for full-calibration if available */
struct prog dram = PROG_INIT(PROG_REFCODE, CONFIG_CBFS_PREFIX "/dram");
if (prog_locate(&dram))
return -1;
if (cbfs_prog_stage_load(&dram))
return -2;
dparam->do_putc = do_putchar;
dparam->freq_params[0].ddr_geometry = ddr_geometry;
printk(BIOS_INFO, "ddr_geometry: %d, config: %#x\n", ddr_geometry, config);
prog_set_entry(&dram, prog_entry(&dram), dparam);
prog_run(&dram);
if (dparam->header.status != DRAMC_SUCCESS) {
printk(BIOS_ERR, "Full calibration failed: status = %d\n",
dparam->header.status);
return -3;
}
if (!(dparam->header.flags & DRAMC_FLAG_HAS_SAVED_DATA)) {
printk(BIOS_ERR,
"Full calibration executed without saving parameters. "
"Please ensure the blob is built properly.\n");
return -4;
}
return 0;
}
static void set_source_to_flash(struct sdram_params *freq_params)
{
for (u8 shuffle = DRAM_DFS_SHUFFLE_1; shuffle < DRAM_DFS_SHUFFLE_MAX;
shuffle++)
freq_params[shuffle].source = DRAMC_PARAM_SOURCE_FLASH;
}
static void init_sdram_params(struct sdram_params *dst,
const struct sdram_params *src)
{
for (u8 shuffle = DRAM_DFS_SHUFFLE_1; shuffle < DRAM_DFS_SHUFFLE_MAX;
shuffle++)
memcpy(&dst[shuffle], src, sizeof(*dst));
}
static void mt_mem_init_run(struct dramc_param_ops *dparam_ops)
{
struct dramc_param *dparam = dparam_ops->param;
u16 config = 0;
if (CONFIG(MT8183_DRAM_EMCP))
config |= DRAMC_CONFIG_EMCP;
const bool recovery_mode = vboot_recovery_mode_enabled();
/* DRAM DVFS is disabled in recovery mode */
if (CONFIG(MT8183_DRAM_DVFS) && !recovery_mode)
config |= DRAMC_CONFIG_DVFS;
/* Load calibration params from flash and run fast calibration */
if (recovery_mode) {
printk(BIOS_WARNING, "Skip loading cached calibration data\n");
if (get_recovery_mode_retrain_switch()) {
printk(BIOS_WARNING, "Retrain memory in next boot\n");
/* Use 0xFF as erased flash data. */
memset(dparam, 0xff, sizeof(*dparam));
dparam_ops->write_to_flash(dparam);
}
} else if (dparam_ops->read_from_flash(dparam)) {
printk(BIOS_INFO, "DRAM-K: Fast Calibration\n");
if (dram_run_fast_calibration(dparam, config) == 0) {
printk(BIOS_INFO,
"Calibration params loaded from flash\n");
if (mt_set_emi(dparam) == 0 && mt_mem_test() == 0)
return;
} else {
printk(BIOS_ERR,
"Failed to apply cached calibration data\n");
}
} else {
printk(BIOS_WARNING,
"Failed to read calibration data from flash\n");
}
const struct sdram_params *sdram_cfg = get_sdram_config();
/* Run full calibration */
printk(BIOS_INFO, "DRAM-K: Full Calibration\n");
int err = dram_run_full_calibration(dparam, sdram_cfg->ddr_geometry, config);
if (err == 0) {
printk(BIOS_INFO, "Successfully loaded DRAM blobs and "
"ran DRAM calibration\n");
/*
* In recovery mode the system boots in RO but the flash params
* should be calibrated for RW so we can't mix them up.
*/
if (!recovery_mode) {
set_source_to_flash(dparam->freq_params);
dparam->header.checksum = compute_checksum(dparam);
dparam_ops->write_to_flash(dparam);
printk(BIOS_DEBUG, "Calibration params saved to flash: "
"version=%#x, size=%#x\n",
dparam->header.version, dparam->header.size);
}
return;
}
printk(BIOS_ERR, "Failed to do full calibration (%d), "
"falling back to load default sdram param\n", err);
/* Init params from sdram configs and run partial calibration */
printk(BIOS_INFO, "DRAM-K: Partial Calibration\n");
init_sdram_params(dparam->freq_params, sdram_cfg);
if (mt_set_emi(dparam) != 0)
die("Set emi failed with params from sdram config\n");
if (mt_mem_test() != 0)
die("Memory test failed with params from sdram config\n");
}
void mt_mem_init(struct dramc_param_ops *dparam_ops)
{
mt_mem_init_run(dparam_ops);
/* After DRAM calibration, restore vcore voltage to default setting */
pmic_set_vcore_vol(800000);
}
|
