1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <arch/io.h>
#include <console/console.h>
#include <console/uart.h>
#include <cpu/x86/smm.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <drivers/uart/uart8250reg.h>
#include <intelblocks/smihandler.h>
#include <soc/pci_devs.h>
#include <soc/pm.h>
struct uart8250_state {
uint8_t IER, IIR, MCR, LCR, DLL, DLM;
};
static struct uart8250_state s_uart8250_state;
static void uart8250_store(unsigned int base_port)
{
/* Save previous state for restoring later. */
s_uart8250_state.IER = inb(base_port + UART8250_IER);
s_uart8250_state.IIR = inb(base_port + UART8250_FCR);
s_uart8250_state.MCR = inb(base_port + UART8250_MCR);
s_uart8250_state.LCR = inb(base_port + UART8250_LCR);
s_uart8250_state.DLL = inb(base_port + UART8250_DLL);
s_uart8250_state.DLM = inb(base_port + UART8250_DLM);
}
void smm_soc_early_init(void)
{
if (CONFIG(DRIVERS_UART_8250IO) && CONFIG(DEBUG_SMI))
uart8250_store(uart_platform_base(CONFIG_UART_FOR_CONSOLE));
}
static void uart8250_restore(unsigned int base_port)
{
outb(s_uart8250_state.DLL, base_port + UART8250_DLL);
outb(s_uart8250_state.DLM, base_port + UART8250_DLM);
outb(s_uart8250_state.MCR, base_port + UART8250_MCR);
outb(s_uart8250_state.LCR, base_port + UART8250_LCR);
if ((s_uart8250_state.IIR & UART8250_IIR_FIFO_EN) == UART8250_IIR_FIFO_EN)
outb(UART8250_FCR_FIFO_EN, base_port + UART8250_FCR);
outb(s_uart8250_state.IER, base_port + UART8250_IER);
}
void smm_soc_exit(void)
{
if (CONFIG(DRIVERS_UART_8250IO) && CONFIG(DEBUG_SMI))
uart8250_restore(uart_platform_base(CONFIG_UART_FOR_CONSOLE));
}
/*
* Specific SOC SMI handler during ramstage finalize phase
*/
void smihandler_soc_at_finalize(void)
{
const volatile struct smm_pci_resource_info *res_store;
size_t res_count, found = 0;
u32 val;
/* SMM_FEATURE_CONTROL can only be written within SMM. */
smm_pci_get_stored_resources(&res_store, &res_count);
for (size_t i_slot = 0; i_slot < res_count; i_slot++) {
if (res_store[i_slot].vendor_id != PCI_VID_INTEL ||
res_store[i_slot].device_id != UBOX_DFX_DEVID) {
continue;
}
val = pci_s_read_config32(res_store[i_slot].pci_addr, SMM_FEATURE_CONTROL);
val |= (SMM_CODE_CHK_EN | SMM_FEATURE_CONTROL_LOCK);
pci_s_write_config32(res_store[i_slot].pci_addr, SMM_FEATURE_CONTROL, val);
found ++;
}
printk(BIOS_DEBUG, "Locked SMM_FEATURE_CONTROL on %zd sockets\n", found);
if (!found)
printk(BIOS_ERR, "Failed to lock SMM_FEATURE_CONTROL\n");
}
/*
* This is the generic entry for SOC SMIs
*/
void cpu_smi_handler(void)
{
}
/* This is needed by common SMM code */
const smi_handler_t southbridge_smi[SMI_STS_BITS] = {
[APM_STS_BIT] = smihandler_southbridge_apmc,
[PM1_STS_BIT] = smihandler_southbridge_pm1,
#if CONFIG(SOC_INTEL_COMMON_BLOCK_SMM_TCO_ENABLE)
[TCO_STS_BIT] = smihandler_southbridge_tco,
#endif
};
|
