1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include <acpi/acpigen.h>
#include <acpi/acpigen_pci.h>
#include <assert.h>
#include <device/pci_ops.h>
#include <intelblocks/acpi.h>
#include <soc/chip_common.h>
#include <soc/pci_devs.h>
#include <soc/util.h>
#include <southbridge/intel/common/acpi_pirq_gen.h>
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include "chip.h"
/*
* List of supported C-states in this processor.
*/
enum {
C_STATE_C1, /* 0 */
C_STATE_C3, /* 1 */
C_STATE_C6, /* 2 */
C_STATE_C7, /* 3 */
NUM_C_STATES
};
static const acpi_cstate_t cstate_map[NUM_C_STATES] = {
[C_STATE_C1] = {
/* C1 */
.latency = 1,
.power = 0x3e8,
.resource = MWAIT_RES(0, 0),
},
[C_STATE_C3] = {
/* C3 */
.latency = 15,
.power = 0x1f4,
.resource = MWAIT_RES(1, 0),
},
[C_STATE_C6] = {
/* C6 */
.latency = 41,
.power = 0x15e,
.resource = MWAIT_RES(2, 0),
},
[C_STATE_C7] = {
/* C7 */
.latency = 41,
.power = 0x0c8,
.resource = MWAIT_RES(3, 0),
}
};
/* Max states supported */
static int cstate_set_all[] = {
C_STATE_C1,
C_STATE_C3,
C_STATE_C6,
C_STATE_C7
};
static int cstate_set_c1_c6[] = {
C_STATE_C1,
C_STATE_C6,
};
const acpi_cstate_t *soc_get_cstate_map(size_t *entries)
{
static acpi_cstate_t map[ARRAY_SIZE(cstate_set_all)];
int *cstate_set;
int i;
const config_t *config = config_of_soc();
const enum acpi_cstate_mode states = config->cstate_states;
switch (states) {
case CSTATES_C1C6:
*entries = ARRAY_SIZE(cstate_set_c1_c6);
cstate_set = cstate_set_c1_c6;
break;
case CSTATES_ALL:
default:
*entries = ARRAY_SIZE(cstate_set_all);
cstate_set = cstate_set_all;
break;
}
for (i = 0; i < *entries; i++) {
map[i] = cstate_map[cstate_set[i]];
map[i].ctype = i + 1;
}
return map;
}
void iio_domain_set_acpi_name(struct device *dev, const char *prefix)
{
const union xeon_domain_path dn = {
.domain_path = dev_get_domain_id(dev)
};
assert(dn.socket < 8);
assert(dn.stack < 32);
assert(prefix != NULL && strlen(prefix) == 2);
if (dn.socket >= 8 || dn.stack >= 32 ||
!prefix || strlen(prefix) != 2)
return;
char *name = xmalloc(ACPI_NAME_BUFFER_SIZE);
snprintf(name, ACPI_NAME_BUFFER_SIZE, "%s%02X", prefix, ((dn.socket << 5) + dn.stack));
dev->name = name;
}
const char *soc_acpi_name(const struct device *dev)
{
if (dev->path.type == DEVICE_PATH_DOMAIN)
return dev->name;
/* FIXME: Add SoC specific device names here */
return NULL;
}
void acpigen_write_OSC_pci_domain_fixed_caps(const struct device *domain,
const uint32_t granted_pcie_features,
const bool is_cxl_domain,
const uint32_t granted_cxl_features)
{
acpigen_write_method("_OSC", 4);
acpigen_write_return_namestr("\\_SB.POSC");
acpigen_emit_byte(ARG0_OP);
acpigen_emit_byte(ARG1_OP);
acpigen_emit_byte(ARG2_OP);
acpigen_emit_byte(ARG3_OP);
acpigen_write_integer(granted_pcie_features);
acpigen_write_integer(is_cxl_domain);
acpigen_write_integer(granted_cxl_features);
acpigen_pop_len();
}
static bool read_physical_slot_number(const struct device *dev, uint8_t *psn)
{
if (!is_pci(dev))
return false;
const size_t pos = pci_find_capability(dev, PCI_CAP_ID_PCIE);
if (!pos)
return false;
u32 sltcap = pci_read_config32(dev, pos + PCI_EXP_SLTCAP);
*psn = ((sltcap >> 19) & 0x1FF);
return true;
}
static void acpigen_write_pci_root_port_devices(const struct device *rp)
{
uint8_t psn;
bool have_psn = read_physical_slot_number(rp, &psn);
struct device *dev = NULL;
while ((dev = dev_bus_each_child(rp->downstream, dev))) {
if (!is_pci(dev))
continue;
const char *name = acpi_device_name(dev);
if (!name)
continue;
acpigen_write_device(name);
acpigen_write_ADR_pci_device(dev);
if (have_psn)
acpigen_write_name_integer("_SUN", psn);
acpigen_pop_len();
}
}
void acpigen_write_pci_root_port(const struct device *rp)
{
const char *acpi_scope = acpi_device_scope(rp);
if (!acpi_scope)
return;
acpigen_write_scope(acpi_scope);
const char *acpi_name = acpi_device_name(rp);
if (!acpi_name)
return;
acpigen_write_device(acpi_name);
acpigen_write_ADR_pci_device(rp);
acpigen_write_pci_root_port_devices(rp);
acpigen_pop_len();
acpigen_pop_len();
}
void acpigen_write_PRT_pre_routed(const struct device *br)
{
int dev_num = 0;
uint32_t routed_dev_bitmap = 0;
char *entry_count;
if (!is_pci_bridge(br))
return;
const char *acpi_scope = acpi_device_path(br);
if (!acpi_scope)
return;
acpigen_write_scope(acpi_scope);
acpigen_write_name("_PRT");
entry_count = acpigen_write_package(0);
struct device *dev = NULL;
while ((dev = dev_bus_each_child(br->downstream, dev))) {
if (!is_pci(dev))
continue;
dev_num = PCI_SLOT(dev->path.pci.devfn);
if (routed_dev_bitmap & (1 << dev_num))
continue;
uint8_t int_line = pci_read_config8(dev, PCI_INTERRUPT_LINE);
uint8_t int_pin = pci_read_config8(dev, PCI_INTERRUPT_PIN);
if ((int_pin > PCI_INT_MAX) || (int_pin < PCI_INT_A))
continue;
acpigen_write_PRT_GSI_entry(dev_num, int_pin - PCI_INT_A, int_line);
(*entry_count)++;
routed_dev_bitmap |= (1 << dev_num);
}
acpigen_pop_len();
acpigen_pop_len();
}
|
