blob: 63ced01067c8bef018f9d32a05358c79ded6ae5a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
|
# SPDX-License-Identifier: GPL-2.0-or-later
source "src/soc/intel/xeon_sp/*/Kconfig"
config XEON_SP_COMMON_BASE
bool
select ACPI_INTEL_HARDWARE_SLEEP_VALUES
select ARCH_X86
select BOOT_DEVICE_SUPPORTS_WRITES
select CPU_INTEL_COMMON
select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
select FSP_CAR
select FSP_M_XIP
select FSP_PLATFORM_MEMORY_SETTINGS_VERSIONS
select FSP_T_XIP
select HAVE_SMI_HANDLER
select INTEL_CAR_NEM # For postcar only now
select INTEL_DESCRIPTOR_MODE_CAPABLE
select PARALLEL_MP_AP_WORK
select PMC_GLOBAL_RESET_ENABLE_LOCK
select POSTCAR_STAGE
select REG_SCRIPT
select SMM_TSEG
select SOC_INTEL_COMMON
select SOC_INTEL_COMMON_RESET
select SOC_INTEL_COMMON_BLOCK
select SOC_INTEL_COMMON_BLOCK_ACPI
select SOC_INTEL_COMMON_BLOCK_CPU
select SOC_INTEL_COMMON_BLOCK_GPIO_DUAL_ROUTE_SUPPORT
select SOC_INTEL_COMMON_BLOCK_GPIO_PADCFG_PADTOL
select SOC_INTEL_COMMON_BLOCK_PMC_DISCOVERABLE
select SOC_INTEL_COMMON_BLOCK_SMM
select SOC_INTEL_COMMON_BLOCK_TCO
select SOC_INTEL_COMMON_PCH_SERVER
select SUPPORT_CPU_UCODE_IN_CBFS
select TSC_MONOTONIC_TIMER
select TPM_STARTUP_IGNORE_POSTINIT if INTEL_TXT
select UDELAY_TSC
select USE_FSP_NOTIFY_PHASE_POST_PCI_ENUM
select USE_FSP_NOTIFY_PHASE_READY_TO_BOOT
select USE_FSP_NOTIFY_PHASE_END_OF_FIRMWARE
if XEON_SP_COMMON_BASE
config MAINBOARD_USES_FSP2_0
bool
default y
select PLATFORM_USES_FSP2_0
select UDK_202005_BINDING
select POSTCAR_STAGE
config MAX_SOCKET
int
default 2
config MAX_HECI_DEVICES
int
default 5
# For 2S config, the number of cpus could be as high as
# 2 threads * 20 cores * 2 sockets
config MAX_CPUS
int
default 80
config INTEL_ACPI_BASE_ADDRESS
hex
default 0x500
help
IO Address of ACPI.
config INTEL_PCH_PWRM_BASE_ADDRESS
hex
default 0xfe000000
help
PCH PWRM Base address.
config PCR_BASE_ADDRESS
hex
default 0xfd000000
help
This option allows you to select MMIO Base Address of sideband bus.
config DCACHE_BSP_STACK_SIZE
hex
default 0x10000
config ECAM_MMCONF_BASE_ADDRESS
default 0x80000000
config ECAM_MMCONF_BUS_NUMBER
default 256
config HEAP_SIZE
hex
default 0x80000
config HPET_MIN_TICKS
hex
default 0x80
config SOC_INTEL_XEON_RAS
bool
select SOC_ACPI_HEST
select SOC_RAS_ELOG
endif ## SOC_INTEL_XEON_SP
|
