blob: 8583e669d019461f8f48d35d78e268baad91cc6b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef _SOC_TIGERLAKE_MEMINIT_H_
#define _SOC_TIGERLAKE_MEMINIT_H_
#include <stddef.h>
#include <stdint.h>
#include <types.h>
#include <fsp/soc_binding.h>
#include <intelblocks/meminit.h>
enum mem_type {
MEM_TYPE_DDR4,
MEM_TYPE_LP4X,
};
struct ddr4_dq {
uint8_t dq0[BITS_PER_BYTE];
uint8_t dq1[BITS_PER_BYTE];
uint8_t dq2[BITS_PER_BYTE];
uint8_t dq3[BITS_PER_BYTE];
uint8_t dq4[BITS_PER_BYTE];
uint8_t dq5[BITS_PER_BYTE];
uint8_t dq6[BITS_PER_BYTE];
uint8_t dq7[BITS_PER_BYTE];
};
struct ddr4_dqs {
uint8_t dqs0;
uint8_t dqs1;
uint8_t dqs2;
uint8_t dqs3;
uint8_t dqs4;
uint8_t dqs5;
uint8_t dqs6;
uint8_t dqs7;
};
struct ddr4_dq_map {
struct ddr4_dq ddr0;
struct ddr4_dq ddr1;
};
struct ddr4_dqs_map {
struct ddr4_dqs ddr0;
struct ddr4_dqs ddr1;
};
struct lp4x_dq {
uint8_t dq0[BITS_PER_BYTE];
uint8_t dq1[BITS_PER_BYTE];
};
struct lp4x_dqs {
uint8_t dqs0;
uint8_t dqs1;
};
struct lp4x_dq_map {
struct lp4x_dq ddr0;
struct lp4x_dq ddr1;
struct lp4x_dq ddr2;
struct lp4x_dq ddr3;
struct lp4x_dq ddr4;
struct lp4x_dq ddr5;
struct lp4x_dq ddr6;
struct lp4x_dq ddr7;
};
struct lp4x_dqs_map {
struct lp4x_dqs ddr0;
struct lp4x_dqs ddr1;
struct lp4x_dqs ddr2;
struct lp4x_dqs ddr3;
struct lp4x_dqs ddr4;
struct lp4x_dqs ddr5;
struct lp4x_dqs ddr6;
struct lp4x_dqs ddr7;
};
struct mem_ddr4_config {
bool dq_pins_interleaved;
};
struct mb_cfg {
enum mem_type type;
union {
/*
* DQ CPU<>DRAM map:
* Index of the array represents DQ# on the CPU and the value represents DQ# on
* the DRAM part.
*/
uint8_t dq_map[CONFIG_DATA_BUS_WIDTH];
struct lp4x_dq_map lp4x_dq_map;
struct ddr4_dq_map ddr4_dq_map;
};
union {
/*
* DQS CPU<>DRAM map:
* Index of the array represents DQS# on the CPU and the value represents DQS#
* on the DRAM part.
*/
uint8_t dqs_map[CONFIG_DATA_BUS_WIDTH/BITS_PER_BYTE];
struct lp4x_dqs_map lp4x_dqs_map;
struct ddr4_dqs_map ddr4_dqs_map;
};
/* Early Command Training Enable/Disable Control */
bool ect;
struct mem_ddr4_config ddr4_config;
};
void memcfg_init(FSP_M_CONFIG *mem_cfg, const struct mb_cfg *mb_cfg,
const struct mem_spd *spd_info, bool half_populated);
#endif /* _SOC_TIGERLAKE_MEMINIT_H_ */
|
