blob: 0681e9d5dd85b69f27fd66e48680d35d84e7a2c7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2017 Intel Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef SOC_INTEL_SKL_ITSS_H
#define SOC_INTEL_SKL_ITSS_H
/* Max PXRC registers in ITSS*/
#define MAX_PXRC_CONFIG 0x08
/* PIRQA Routing Control Register*/
#define PCR_ITSS_PIRQA_ROUT 0x3100
/* PIRQB Routing Control Register*/
#define PCR_ITSS_PIRQB_ROUT 0x3101
/* PIRQC Routing Control Register*/
#define PCR_ITSS_PIRQC_ROUT 0x3102
/* PIRQD Routing Control Register*/
#define PCR_ITSS_PIRQD_ROUT 0x3103
/* PIRQE Routing Control Register*/
#define PCR_ITSS_PIRQE_ROUT 0x3104
/* PIRQF Routing Control Register*/
#define PCR_ITSS_PIRQF_ROUT 0x3105
/* PIRQG Routing Control Register*/
#define PCR_ITSS_PIRQG_ROUT 0x3106
/* PIRQH Routing Control Register*/
#define PCR_ITSS_PIRQH_ROUT 0x3107
/* ITSS Power reduction control */
#define PCR_ITSS_ITSSPRC 0x3300
#endif /* SOC_INTEL_SKL_ITSS_H */
|