summaryrefslogtreecommitdiff
path: root/src/soc/intel/elkhartlake/acpi/pci_irqs.asl
blob: d73f0318abe5b0fff2a11d4732c4e6ed5a49570d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
/* SPDX-License-Identifier: GPL-2.0-or-later */

#include <soc/irq.h>

Name (PICP, Package () {
	/* D31 */
	Package () { 0x001FFFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x001FFFFF, 1, 0, PCH_IRQ_B },
	Package () { 0x001FFFFF, 2, 0, PCH_IRQ_C },
	Package () { 0x001FFFFF, 3, 0, PCH_IRQ_D },
	/* D30 */
	Package () { 0x001EFFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x001EFFFF, 1, 0, PCH_IRQ_B },
	Package () { 0x001EFFFF, 2, 0, PCH_IRQ_C },
	Package () { 0x001EFFFF, 3, 0, PCH_IRQ_D },
	/* Intel PSE Devices */
	Package () { 0x001DFFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x001DFFFF, 1, 0, PCH_IRQ34 },
	Package () { 0x001DFFFF, 2, 0, PCH_IRQ35 },
	Package () { 0x001DFFFF, 3, 0, PCH_IRQ36 },
	/* PCIe Root Ports */
	Package () { 0x001CFFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x001CFFFF, 1, 0, PCH_IRQ_B },
	Package () { 0x001CFFFF, 2, 0, PCH_IRQ_C },
	Package () { 0x001CFFFF, 3, 0, PCH_IRQ_D },
	/* Intel PSE I2C Devices */
	Package () { 0x001BFFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x001BFFFF, 1, 0, PCH_IRQ_B },
	Package () { 0x001BFFFF, 2, 0, PCH_IRQ_C },
	Package () { 0x001BFFFF, 3, 0, PCH_IRQ_D },
	/* D26 */
	Package () { 0x001AFFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x001AFFFF, 1, 0, PCH_IRQ_B },
	Package () { 0x001AFFFF, 2, 0, PCH_IRQ_C },
	Package () { 0x001AFFFF, 3, 0, PCH_IRQ_D },
	/* D25 */
	Package () { 0x0019FFFF, 0, 0, PCH_IRQ31 },
	Package () { 0x0019FFFF, 1, 0, PCH_IRQ32 },
	Package () { 0x0019FFFF, 2, 0, PCH_IRQ33 },
	/* Intel PSE Devices */
	Package () { 0x0018FFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x0018FFFF, 1, 0, PCH_IRQ_B },
	Package () { 0x0018FFFF, 2, 0, PCH_IRQ_C },
	Package () { 0x0018FFFF, 3, 0, PCH_IRQ_D },
	/* SATA */
	Package () { 0x0017FFFF, 0, 0, PCH_IRQ_A },
	/* ME Interfaces */
	Package () { 0x0016FFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x0016FFFF, 1, 0, PCH_IRQ_B },
	Package () { 0x0016FFFF, 2, 0, PCH_IRQ_C },
	Package () { 0x0016FFFF, 3, 0, PCH_IRQ_D },
	/* I2C Devices */
	Package () { 0x0015FFFF, 0, 0, PCH_IRQ27 },
	Package () { 0x0015FFFF, 1, 0, PCH_IRQ28 },
	Package () { 0x0015FFFF, 2, 0, PCH_IRQ29 },
	Package () { 0x0015FFFF, 3, 0, PCH_IRQ30 },
	/* USB Devices */
	Package () { 0x0014FFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x0014FFFF, 1, 0, PCH_IRQ_B },
	/* Intel PSE Devices */
	Package () { 0x0013FFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x0013FFFF, 1, 0, PCH_IRQ_B },
	Package () { 0x0013FFFF, 2, 0, PCH_IRQ_C },
	Package () { 0x0013FFFF, 3, 0, PCH_IRQ_D },
	/* D18 */
	Package () { 0x0012FFFF, 0, 0, PCH_IRQ24 },
	Package () { 0x0012FFFF, 1, 0, PCH_IRQ25 },
	Package () { 0x0012FFFF, 2, 0, PCH_IRQ26 },
	/* Intel PSE Devices */
	Package () { 0x0011FFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x0011FFFF, 1, 0, PCH_IRQ_B },
	Package () { 0x0011FFFF, 2, 0, PCH_IRQ_C },
	Package () { 0x0011FFFF, 3, 0, PCH_IRQ_D },
	/* D16 */
	Package () { 0x0010FFFF, 0, 0, PCH_IRQ_A },
	Package () { 0x0010FFFF, 1, 0, PCH_IRQ_B },
	Package () { 0x0010FFFF, 2, 0, PCH_IRQ_C },
	/* SA GNA Device */
	Package () { 0x0008FFFF, 0, 0, PCH_IRQ_A },
	/* SA Thermal Device */
	Package () { 0x0004FFFF, 0, 0, PCH_IRQ_A },
	/* SA IGFX Device */
	Package () { 0x0002FFFF, 0, 0, PCH_IRQ_A },
})

Name (PICN, Package () {
	/* D31 */
	Package () { 0x001FFFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x001FFFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x001FFFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x001FFFFF, 3, 0, PCH_IRQ11 },
	/* D30 */
	Package () { 0x001EFFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x001EFFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x001EFFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x001EFFFF, 3, 0, PCH_IRQ11 },
	/* Intel PSE Devices */
	Package () { 0x001DFFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x001DFFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x001DFFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x001DFFFF, 3, 0, PCH_IRQ11 },
	/* PCIe Root Ports */
	Package () { 0x001CFFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x001CFFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x001CFFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x001CFFFF, 3, 0, PCH_IRQ11 },
	/* Intel PSE I2C Devices */
	Package () { 0x001BFFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x001BFFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x001BFFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x001BFFFF, 3, 0, PCH_IRQ11 },
	/* D26 */
	Package () { 0x001AFFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x001AFFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x001AFFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x001AFFFF, 3, 0, PCH_IRQ11 },
	/* D25 */
	Package () { 0x0019FFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x0019FFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x0019FFFF, 2, 0, PCH_IRQ11 },
	/* Intel PSE Devices */
	Package () { 0x0018FFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x0018FFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x0018FFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x0018FFFF, 3, 0, PCH_IRQ11 },
	/* SATA */
	Package () { 0x0017FFFF, 0, 0, PCH_IRQ11 },
	/* ME Interfaces */
	Package () { 0x0016FFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x0016FFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x0016FFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x0016FFFF, 3, 0, PCH_IRQ11 },
	/* I2C Devices */
	Package () { 0x0015FFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x0015FFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x0015FFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x0015FFFF, 3, 0, PCH_IRQ11 },
	/* USB Devices */
	Package () { 0x0014FFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x0014FFFF, 1, 0, PCH_IRQ10 },
	/* Intel PSE Devices */
	Package () { 0x0013FFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x0013FFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x0013FFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x0013FFFF, 3, 0, PCH_IRQ11 },
	/* D18 */
	Package () { 0x0012FFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x0012FFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x0012FFFF, 2, 0, PCH_IRQ11 },
	/* Intel PSE Devices */
	Package () { 0x0011FFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x0011FFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x0011FFFF, 2, 0, PCH_IRQ11 },
	Package () { 0x0011FFFF, 3, 0, PCH_IRQ11 },
	/* D16 */
	Package () { 0x0010FFFF, 0, 0, PCH_IRQ11 },
	Package () { 0x0010FFFF, 1, 0, PCH_IRQ10 },
	Package () { 0x0010FFFF, 2, 0, PCH_IRQ11 },
	/* SA GNA Device */
	Package () { 0x0008FFFF, 0, 0, PCH_IRQ11 },
	/* SA Thermal Device */
	Package () { 0x0004FFFF, 0, 0, PCH_IRQ11 },
	/* SA IGFX Device */
	Package () { 0x0002FFFF, 0, 0, PCH_IRQ11 },
})

Method (_PRT)
{
	If (PICM) {
		Return (^PICP)
	} Else {
		Return (^PICN)
	}
}