blob: 716a786e689fdddcc8bc261440c8d15bd2ee977b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
## SPDX-License-Identifier: GPL-2.0-only
config SOC_INTEL_INTEGRATED_SOUTHCLUSTER
bool
help
Apollo Lake and Gemini Lake are single-chip platforms with a south
cluster instead of a PCH. Most of the IP blocks are the same as in
PCH platforms, but there are several differences that need to be
accounted for.
config SOC_INTEL_COMMON_PCH_CLIENT
bool
select SOC_INTEL_COMMON_PCH_BASE
help
Selected by "Client" platforms, i.e. desktops, workstations,
laptops, tablets... This also includes uniprocessor servers
based on the same silicon as desktops and workstations. The
"Client" platforms include additional IP blocks that are of
little to no use on servers.
config SOC_INTEL_COMMON_PCH_SERVER
bool
select SOC_INTEL_COMMON_PCH_BASE
help
Selected by "Server" platforms, i.e. multi-socket capable
platforms used in large servers and workstations, such as
those using the Lewisburg (C620) PCH.
config SOC_INTEL_COMMON_PCH_BASE
bool
depends on SOC_INTEL_COMMON_BLOCK
help
This option is meant to be selected by the specific options above.
if SOC_INTEL_COMMON_PCH_BASE
source "src/soc/intel/common/pch/*/Kconfig"
config PCH_SPECIFIC_BASE_OPTIONS
def_bool y
select SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG
select SOC_INTEL_COMMON_BLOCK_CSE
select SOC_INTEL_COMMON_BLOCK_FAST_SPI
select SOC_INTEL_COMMON_BLOCK_GPIO
select SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG
select SOC_INTEL_COMMON_BLOCK_ITSS
select SOC_INTEL_COMMON_BLOCK_LPC
select SOC_INTEL_COMMON_BLOCK_P2SB
select SOC_INTEL_COMMON_BLOCK_PCR
select SOC_INTEL_COMMON_BLOCK_PMC
select SOC_INTEL_COMMON_BLOCK_RTC
select SOC_INTEL_COMMON_BLOCK_SMBUS
select SOC_INTEL_COMMON_BLOCK_SPI
select SOC_INTEL_COMMON_BLOCK_TCO
select SOC_INTEL_COMMON_BLOCK_TIMER
select SOC_INTEL_COMMON_BLOCK_XHCI
select SOC_INTEL_COMMON_PCH_LOCKDOWN
select SOUTHBRIDGE_INTEL_COMMON_SMBUS
config PCH_SPECIFIC_DISCRETE_OPTIONS
def_bool !SOC_INTEL_INTEGRATED_SOUTHCLUSTER
select SOC_INTEL_COMMON_BLOCK_GPMR
select SOC_INTEL_COMMON_BLOCK_LPC_MIRROR_TO_GPMR
select SOC_INTEL_COMMON_BLOCK_SATA
select SOC_INTEL_COMMON_BLOCK_TCO_ENABLE_THROUGH_SMBUS
config PCH_SPECIFIC_CLIENT_OPTIONS
def_bool SOC_INTEL_COMMON_PCH_CLIENT
select SOC_INTEL_COMMON_BLOCK_DSP
select SOC_INTEL_COMMON_BLOCK_GRAPHICS
select SOC_INTEL_COMMON_BLOCK_I2C
select SOC_INTEL_COMMON_BLOCK_LPSS
select SOC_INTEL_COMMON_BLOCK_PCIE
select SOC_INTEL_COMMON_BLOCK_UART
select SOC_INTEL_COMMON_BLOCK_XDCI
endif # SOC_INTEL_COMMON_PCH_BASE
|
