1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
|
/*
* This file is part of the coreboot project.
*
* Copyright 2019 Google LLC
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <device/mmio.h>
#include <device/pci_ops.h>
#include <elog.h>
#include <intelblocks/xhci.h>
#include <soc/pci_devs.h>
#include <stdint.h>
/* Wake on disconnect enable */
#define XHCI_STATUS_WDE (1 << 26)
/* Wake on connect enable */
#define XHCI_STATUS_WCE (1 << 25)
/* Port link status change */
#define XHCI_STATUS_PLC (1 << 22)
/* Connect status change */
#define XHCI_STATUS_CSC (1 << 17)
/* Port link status */
#define XHCI_STATUS_PLS_SHIFT (5)
#define XHCI_STATUS_PLS_MASK (0xF << XHCI_STATUS_PLS_SHIFT)
#define XHCI_STATUS_PLS_RESUME (15 << XHCI_STATUS_PLS_SHIFT)
static bool pch_xhci_csc_set(uint32_t port_status)
{
return !!(port_status & XHCI_STATUS_CSC);
}
static bool pch_xhci_wake_capable(uint32_t port_status)
{
return !!((port_status & XHCI_STATUS_WCE) |
(port_status & XHCI_STATUS_WDE));
}
static bool pch_xhci_plc_set(uint32_t port_status)
{
return !!(port_status & XHCI_STATUS_PLC);
}
static bool pch_xhci_resume(uint32_t port_status)
{
return (port_status & XHCI_STATUS_PLS_MASK) == XHCI_STATUS_PLS_RESUME;
}
/*
* Check if a particular USB port caused wake by:
* 1. Change in connect/disconnect status (if enabled)
* 2. USB device activity
*
* Params:
* base : MMIO address of first port.
* num : Number of ports.
* event : Event that needs to be added in case wake source is found.
*
* Return value:
* true : Wake source was found.
* false : Wake source was not found.
*/
static bool pch_xhci_port_wake_check(uintptr_t base, uint8_t num, uint8_t event)
{
uint32_t i, port_status;
bool found = false;
for (i = 0; i < num; i++, base += 0x10) {
/* Read port status and control register for the port. */
port_status = read32((void *)base);
/* Ensure that the status is not all 1s. */
if (port_status == 0xffffffff)
continue;
/*
* Check if CSC bit is set and port is capable of wake on
* connect/disconnect to identify if the port caused wake
* event for usb attach/detach.
*/
if (pch_xhci_csc_set(port_status) &&
pch_xhci_wake_capable(port_status)) {
elog_add_event_wake(event, i + 1);
found = true;
continue;
}
/*
* Check if PLC is set and PLS indicates resume to identify if
* the port caused wake event for usb activity.
*/
if (pch_xhci_plc_set(port_status) &&
pch_xhci_resume(port_status)) {
elog_add_event_wake(event, i + 1);
found = true;
}
}
return found;
}
/*
* Update elog event and instance depending upon the USB2 port that caused
* the wake event.
*
* Return value:
* true = Indicates that USB2 wake event was found.
* false = Indicates that USB2 wake event was not found.
*/
static inline bool pch_xhci_usb2_update_wake_event(uintptr_t mmio_base,
const struct xhci_usb_info *info)
{
return pch_xhci_port_wake_check(mmio_base + info->usb2_port_status_reg,
info->num_usb2_ports,
ELOG_WAKE_SOURCE_PME_XHCI_USB_2);
}
/*
* Update elog event and instance depending upon the USB3 port that caused
* the wake event.
*
* Return value:
* true = Indicates that USB3 wake event was found.
* false = Indicates that USB3 wake event was not found.
*/
static inline bool pch_xhci_usb3_update_wake_event(uintptr_t mmio_base,
const struct xhci_usb_info *info)
{
return pch_xhci_port_wake_check(mmio_base + info->usb3_port_status_reg,
info->num_usb3_ports,
ELOG_WAKE_SOURCE_PME_XHCI_USB_3);
}
bool pch_xhci_update_wake_event(const struct xhci_usb_info *info)
{
uintptr_t mmio_base;
bool event_found = false;
mmio_base = ALIGN_DOWN(pci_read_config32(PCH_DEV_XHCI,
PCI_BASE_ADDRESS_0), 16);
if (pch_xhci_usb2_update_wake_event(mmio_base, info))
event_found = true;
if (pch_xhci_usb3_update_wake_event(mmio_base, info))
event_found = true;
return event_found;
}
|
