blob: 219c634e7638559ab7954c0b8ceeb7f47ce5c384 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2017-2019 Intel Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <arch/cpu.h>
#include <cpu/x86/msr.h>
#include <cpu/x86/tsc.h>
#include <intelblocks/msr.h>
/* Goldmont Microserver */
#define CPU_MODEL_INTEL_ATOM_DENVERTON 0x5F
static int get_processor_model(void)
{
struct cpuinfo_x86 c;
get_fms(&c, cpuid_eax(1));
return c.x86_model;
}
static unsigned int get_max_cpuid_func(void)
{
return cpuid_eax(0);
}
static unsigned long get_hardcoded_crystal_freq(void)
{
unsigned long core_crystal_nominal_freq_khz = 0;
/*
* Denverton SoCs don't report crystal clock, and also don't support
* CPUID.0x16, so hardcode the 25MHz crystal clock.
*/
switch (get_processor_model()) {
case CPU_MODEL_INTEL_ATOM_DENVERTON:
core_crystal_nominal_freq_khz = 25000;
break;
}
return core_crystal_nominal_freq_khz;
}
/*
* Nominal TSC frequency = "core crystal clock frequency" *
* CPUID_15h.EBX/CPUID_15h.EAX
*
* Time Stamp Counter
* CPUID Initial EAX value = 0x15
* EAX Bit 31-0 : An unsigned integer which is the denominator of the
* TSC/"core crystal clock" ratio
* EBX Bit 31-0 : An unsigned integer which is the numerator of the
* TSC/"core crystal clock" ratio
* ECX Bit 31-0 : An unsigned integer which is the nominal frequency of the
* core crystal clock in Hz.
* EDX Bit 31-0 : Reserved = 0
*
*/
static unsigned long calculate_tsc_freq_from_core_crystal(void)
{
unsigned long core_crystal_nominal_freq_khz;
struct cpuid_result cpuidr_15h;
if (get_max_cpuid_func() < 0x15)
return 0;
/* CPUID 15H TSC/Crystal ratio, plus optionally Crystal Hz */
cpuidr_15h = cpuid(0x15);
if (!cpuidr_15h.ebx || !cpuidr_15h.eax)
return 0;
core_crystal_nominal_freq_khz = cpuidr_15h.ecx / 1000;
if (!core_crystal_nominal_freq_khz)
core_crystal_nominal_freq_khz = get_hardcoded_crystal_freq();
return (core_crystal_nominal_freq_khz * cpuidr_15h.ebx /
cpuidr_15h.eax) / 1000;
}
/*
* Processor Frequency Information
* CPUID Initial EAX value = 0x16
* EAX Bit 31-0 : An unsigned integer which has the processor base frequency
* information
* EBX Bit 31-0 : An unsigned integer which has maximum frequency information
* ECX Bit 31-0 : An unsigned integer which has bus frequency information
* EDX Bit 31-0 : Reserved = 0
*
* Refer to Intel SDM Jan 2019 Vol 3B Section 18.7.3
*/
static unsigned long get_freq_from_cpuid16h(void)
{
if (get_max_cpuid_func() < 0x16)
return 0;
return cpuid_eax(0x16);
}
unsigned long tsc_freq_mhz(void)
{
unsigned long tsc_freq;
tsc_freq = calculate_tsc_freq_from_core_crystal();
if (tsc_freq)
return tsc_freq;
/*
* Some Intel SoCs like Skylake, Kabylake and Cometlake don't report
* the crystal clock, in that case return bus frequency using CPUID.16h
*/
return get_freq_from_cpuid16h();
}
|
