blob: 7ab72405f0a0d571fa919ea3c6d36be62e0d112f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
config SOC_INTEL_COMMON_BLOCK_THERMAL
bool
default n
help
This option allows to configure PCH thermal registers for supported PCH.
config SOC_INTEL_COMMON_BLOCK_THERMAL_PCI_DEV
bool
default n
select SOC_INTEL_COMMON_BLOCK_THERMAL
help
This option allows to configure PCH thermal registers using Thermal PCI device
for chipsets till Ice Lake PCH.
config SOC_INTEL_COMMON_BLOCK_THERMAL_BEHIND_PMC
bool
default n
depends on !SOC_INTEL_COMMON_BLOCK_THERMAL_PCI_DEV
select SOC_INTEL_COMMON_BLOCK_THERMAL
help
This option allows to configure PCH thermal registers using PMC PWRMBASE
for chipsets since Tiger Lake PCH.
|
