blob: b075c927186dc4df0c721aa2af72556a96d5cef8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
## SPDX-License-Identifier: GPL-2.0-only
config SOC_INTEL_COMMON_BLOCK_SA
bool
select SOC_INTEL_COMMON_BASECODE
help
Intel Processor common System Agent support
if SOC_INTEL_COMMON_BLOCK_SA
config DOMAIN_RESOURCE_32BIT_LIMIT
default 0xe0000000
config ECAM_MMCONF_BASE_ADDRESS
default 0xe0000000
config ECAM_MMCONF_BUS_NUMBER
default 256
config SA_ENABLE_IMR
bool
default n
help
This option allows you to add the isolated memory ranges (IMRs).
config SA_ENABLE_DPR
bool
default n
help
This option allows you to add the DMA Protected Range (DPR).
config ACPI_BERT_SIZE
hex
default 0x10000 if ACPI_BERT
default 0x0
help
Specify the amount of DRAM reserved for gathering the data used to
generate the ACPI table.
config HAVE_PAM0_REGISTER
bool
default y
help
Specify if the SOC has a PAM0 register
config HAVE_CAPID_A_REGISTER
bool
default y
help
Specify if the SOC has the CAPID0_A register that holds DRAM infomations.
config HAVE_BDSM_BGSM_REGISTER
bool
default y
help
Specify if the SOC has BDSM and BGSM registers.
endif
|
