1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
|
/*
* This file is part of the coreboot project.
*
* Copyright 2017 Intel Corporation
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <device/spi.h>
#include <intelblocks/fast_spi.h>
#include <intelblocks/gspi.h>
#include <intelblocks/spi.h>
#include <soc/pci_devs.h>
#include <spi-generic.h>
const struct spi_ctrlr_buses spi_ctrlr_bus_map[] = {
{ .ctrlr = &fast_spi_flash_ctrlr, .bus_start = 0, .bus_end = 0 },
#if !ENV_SMM && CONFIG(SOC_INTEL_COMMON_BLOCK_GSPI)
{ .ctrlr = &gspi_ctrlr, .bus_start = 1,
.bus_end = 1 + (CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_MAX - 1)},
#endif
};
const size_t spi_ctrlr_bus_map_count = ARRAY_SIZE(spi_ctrlr_bus_map);
static int spi_dev_to_bus(struct device *dev)
{
return spi_soc_devfn_to_bus(dev->path.pci.devfn);
}
static struct spi_bus_operations spi_bus_ops = {
.dev_to_bus = &spi_dev_to_bus,
};
static struct device_operations spi_dev_ops = {
.read_resources = pci_dev_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_dev_enable_resources,
.scan_bus = scan_generic_bus,
.ops_spi_bus = &spi_bus_ops,
.ops_pci = &pci_dev_ops_pci,
};
static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_SPT_SPI1,
PCI_DEVICE_ID_INTEL_SPT_SPI2,
PCI_DEVICE_ID_INTEL_SPT_SPI3,
PCI_DEVICE_ID_INTEL_APL_SPI0,
PCI_DEVICE_ID_INTEL_APL_SPI1,
PCI_DEVICE_ID_INTEL_APL_SPI2,
PCI_DEVICE_ID_INTEL_APL_HWSEQ_SPI,
PCI_DEVICE_ID_INTEL_GLK_SPI0,
PCI_DEVICE_ID_INTEL_GLK_SPI1,
PCI_DEVICE_ID_INTEL_GLK_SPI2,
PCI_DEVICE_ID_INTEL_CNL_SPI0,
PCI_DEVICE_ID_INTEL_CNL_SPI1,
PCI_DEVICE_ID_INTEL_CNL_SPI2,
PCI_DEVICE_ID_INTEL_CNL_HWSEQ_SPI,
PCI_DEVICE_ID_INTEL_CNP_H_SPI0,
PCI_DEVICE_ID_INTEL_CNP_H_SPI1,
PCI_DEVICE_ID_INTEL_CNP_H_SPI2,
PCI_DEVICE_ID_INTEL_CNP_H_HWSEQ_SPI,
PCI_DEVICE_ID_INTEL_LWB_SPI,
PCI_DEVICE_ID_INTEL_LWB_SPI_SUPER,
PCI_DEVICE_ID_INTEL_ICP_SPI0,
PCI_DEVICE_ID_INTEL_ICP_SPI1,
PCI_DEVICE_ID_INTEL_ICP_SPI2,
PCI_DEVICE_ID_INTEL_ICP_HWSEQ_SPI,
PCI_DEVICE_ID_INTEL_CMP_SPI0,
PCI_DEVICE_ID_INTEL_CMP_SPI1,
PCI_DEVICE_ID_INTEL_CMP_SPI2,
PCI_DEVICE_ID_INTEL_CMP_HWSEQ_SPI,
PCI_DEVICE_ID_INTEL_CMP_H_SPI0,
PCI_DEVICE_ID_INTEL_CMP_H_SPI1,
PCI_DEVICE_ID_INTEL_CMP_H_SPI2,
PCI_DEVICE_ID_INTEL_CMP_H_HWSEQ_SPI,
PCI_DEVICE_ID_INTEL_TGP_SPI0,
PCI_DEVICE_ID_INTEL_TGP_GSPI0,
PCI_DEVICE_ID_INTEL_TGP_GSPI1,
PCI_DEVICE_ID_INTEL_TGP_GSPI2,
PCI_DEVICE_ID_INTEL_TGP_GSPI3,
PCI_DEVICE_ID_INTEL_TGP_GSPI4,
PCI_DEVICE_ID_INTEL_TGP_GSPI5,
PCI_DEVICE_ID_INTEL_TGP_GSPI6,
PCI_DEVICE_ID_INTEL_MCC_SPI0,
PCI_DEVICE_ID_INTEL_MCC_GSPI0,
PCI_DEVICE_ID_INTEL_MCC_GSPI1,
PCI_DEVICE_ID_INTEL_MCC_GSPI2,
PCI_DEVICE_ID_INTEL_JSP_SPI0,
PCI_DEVICE_ID_INTEL_JSP_SPI1,
PCI_DEVICE_ID_INTEL_JSP_SPI2,
PCI_DEVICE_ID_INTEL_JSP_HWSEQ_SPI,
0
};
static const struct pci_driver pch_spi __pci_driver = {
.ops = &spi_dev_ops,
.vendor = PCI_VENDOR_ID_INTEL,
.devices = pci_device_ids,
};
|
