blob: 6ec933980656a2a6f59dd5cbbe09da5e08162960 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
config SOC_INTEL_COMMON_BLOCK_PMC
depends on SOC_INTEL_COMMON_BLOCK_GPIO
depends on ACPI_INTEL_HARDWARE_SLEEP_VALUES
bool
select HAVE_POWER_STATE_AFTER_FAILURE
select HAVE_POWER_STATE_PREVIOUS_AFTER_FAILURE
help
Intel Processor common code for Power Management controller(PMC)
subsystem
if SOC_INTEL_COMMON_BLOCK_PMC
config POWER_STATE_DEFAULT_ON_AFTER_FAILURE
default y
config SOC_INTEL_COMMON_BLOCK_PMC_DISCOVERABLE
bool
help
Select this on platforms where the PMC device is discoverable
when scanning buses.
config SOC_INTEL_COMMON_BLOCK_PMC_EPOC
bool
help
Enable this for PMC devices to perform EPOC (CPU Early Power-on
Configuration) related functions.
endif # SOC_INTEL_COMMON_BLOCK_PMC
config PMC_INVALID_READ_AFTER_WRITE
bool
default n
help
Enable this for PMC devices where a read back of ACPI BAR and
IO access bit does not return the previously written value.
config PMC_IPC_ACPI_INTERFACE
bool
default n
depends on HAVE_ACPI_TABLES
help
Enable this to have the PMC IPC mailbox ACPI interface added
to the SSDT for use by other drivers.
config PMC_GLOBAL_RESET_ENABLE_LOCK
bool
help
Enable this for PMC devices where the reset configuration
and lock register is located under PMC BASE at offset ETR.
Note that the reset register is still at 0xCF9 this only
controls the enable and lock feature.
config NO_PM_ACPI_TIMER
bool
help
Selected by SoCs that do not have a PM ACPI timer.
config PM_ACPI_TIMER_OPTIONAL
bool
default n
help
This needs to be selected by SoCs, where the hardware PM Timer
can be disabled, to show the ACPI PM Timer Kconfig in menuconfig.
if PM_ACPI_TIMER_OPTIONAL
config USE_PM_ACPI_TIMER
bool "Enable ACPI PM timer"
default y
depends on !NO_PM_ACPI_TIMER
help
This should be disabled for devices running on battery since
it can draw much power. Further, it must be disabled, if S0ix
is enabled.
Disabling this option also stops the hardware TCO timer and makes
the TCO watchdog unavailable.
Note: On platforms without uCode PM Timer emulation, legacy OSes
or payloads with ACPI version < 5.0A might not work without
PM ACPI timer.
(Legacy) software requiring `TMR_STS` (for timer overflow
interrupts) will not work with this option disabled.
endif # PM_ACPI_TIMER_OPTIONAL
|
