1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2017 Intel Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <device/mmio.h>
#include <device/pci_def.h>
#include <device/pci_ops.h>
#include <intelblocks/lpss.h>
/* Clock register */
#define LPSS_CLOCK_CTL_REG 0x200
#define LPSS_CNT_CLOCK_EN 1
#define LPSS_CNT_CLK_UPDATE (1 << 31)
#define LPSS_CLOCK_DIV_N(n) (((n) & 0x7fff) << 16)
#define LPSS_CLOCK_DIV_M(m) (((m) & 0x7fff) << 1)
/* reset register */
#define LPSS_RESET_CTL_REG 0x204
/*
* Bit 1:0 controls LPSS controller reset.
*
* 00 ->LPSS Host Controller is in reset (Reset Asserted)
* 01/10 ->Reserved
* 11 ->LPSS Host Controller is NOT at reset (Reset Released)
*/
#define LPSS_CNT_RST_RELEASE 3
/* DMA Software Reset Control */
#define LPSS_DMA_RST_RELEASE (1 << 2)
/* Power management control and status register */
#define PME_CTRL_STATUS 0x84
/* Bit 1:0 Powerstate, controls D0 and D3 state */
#define POWER_STATE_MASK 3
bool lpss_is_controller_in_reset(uintptr_t base)
{
uint8_t *addr = (void *)base;
uint32_t val = read32(addr + LPSS_RESET_CTL_REG);
if (val == 0xFFFFFFFF)
return true;
return !(val & LPSS_CNT_RST_RELEASE);
}
void lpss_reset_release(uintptr_t base)
{
uint8_t *addr = (void *)base;
/* Take controller out of reset */
write32(addr + LPSS_RESET_CTL_REG, LPSS_CNT_RST_RELEASE);
}
void lpss_clk_update(uintptr_t base, uint32_t clk_m_val, uint32_t clk_n_val)
{
uint8_t *addr = (void *)base;
uint32_t clk_sel;
addr += LPSS_CLOCK_CTL_REG;
clk_sel = LPSS_CLOCK_DIV_N(clk_n_val) | LPSS_CLOCK_DIV_M(clk_m_val);
clk_sel |= LPSS_CNT_CLK_UPDATE | LPSS_CNT_CLOCK_EN;
write32(addr, clk_sel);
}
/* Set controller power state to D0 or D3 */
void lpss_set_power_state(const struct device *dev, enum lpss_pwr_state state)
{
#if defined(__SIMPLE_DEVICE__)
unsigned int devfn = dev->path.pci.devfn;
pci_devfn_t lpss_dev = PCI_DEV(0, PCI_SLOT(devfn), PCI_FUNC(devfn));
#else
const struct device *lpss_dev = dev;
#endif
pci_update_config8(lpss_dev, PME_CTRL_STATUS, ~POWER_STATE_MASK, state);
}
bool is_dev_lpss(const struct device *dev)
{
static size_t size;
static const pci_devfn_t *lpss_devices;
if (dev->path.type != DEVICE_PATH_PCI)
return false;
if (!lpss_devices)
lpss_devices = soc_lpss_controllers_list(&size);
for (int i = 0; i < size; i++) {
if (lpss_devices[i] == dev->path.pci.devfn)
return true;
}
return false;
}
|
