1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include <acpi/acpi_gnvs.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <intelblocks/acpi.h>
#include <intelblocks/lpc_lib.h>
#include <soc/pm.h>
/* SoC overrides */
/* Common weak definition, needs to be implemented in each soc LPC driver. */
__weak void lpc_soc_init(struct device *dev)
{
/* no-op */
}
/* Fill up LPC IO resource structure inside SoC directory */
__weak void pch_lpc_soc_fill_io_resources(struct device *dev)
{
/* no-op */
}
void pch_lpc_add_new_resource(struct device *dev, uint8_t offset,
uintptr_t base, size_t size, unsigned long flags)
{
struct resource *res;
res = new_resource(dev, offset);
res->base = base;
res->size = size;
res->flags = flags;
}
static void pch_lpc_add_io_resources(struct device *dev)
{
/* Add the default claimed legacy IO range for the LPC device. */
pch_lpc_add_new_resource(dev, 0, 0, 0x1000, IORESOURCE_IO |
IORESOURCE_ASSIGNED | IORESOURCE_FIXED);
/* SoC IO resource overrides */
pch_lpc_soc_fill_io_resources(dev);
}
static void pch_lpc_read_resources(struct device *dev)
{
/* Get the PCI resources of this device. */
pci_dev_read_resources(dev);
/* Add IO resources to LPC. */
pch_lpc_add_io_resources(dev);
}
static void pch_lpc_set_child_resources(struct device *dev);
static void pch_lpc_loop_resources(struct device *dev)
{
struct resource *res;
for (res = dev->resource_list; res; res = res->next) {
if (res->flags & IORESOURCE_IO)
lpc_open_pmio_window(res->base, res->size);
if (res->flags & IORESOURCE_MEM) {
/* Check if this is already decoded. */
if (lpc_fits_fixed_mmio_window(res->base, res->size))
continue;
lpc_open_mmio_window(res->base, res->size);
}
}
pch_lpc_set_child_resources(dev);
}
/*
* Loop through all the child devices' resources, and open up windows to the
* LPC bus, as appropriate.
*/
static void pch_lpc_set_child_resources(struct device *dev)
{
struct bus *link;
struct device *child;
for (link = dev->link_list; link; link = link->next) {
for (child = link->children; child; child = child->sibling)
pch_lpc_loop_resources(child);
}
}
static void pch_lpc_set_resources(struct device *dev)
{
pci_dev_set_resources(dev);
/* Now open up windows to devices which have declared resources. */
pch_lpc_set_child_resources(dev);
}
static struct device_operations device_ops = {
.read_resources = pch_lpc_read_resources,
.set_resources = pch_lpc_set_resources,
.enable_resources = pci_dev_enable_resources,
#if CONFIG(HAVE_ACPI_TABLES)
.write_acpi_tables = southbridge_write_acpi_tables,
.acpi_inject_dsdt = southbridge_inject_dsdt,
#endif
.init = lpc_soc_init,
.scan_bus = scan_static_bus,
.ops_pci = &pci_dev_ops_pci,
};
static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_SPT_LP_SAMPLE,
PCI_DEVICE_ID_INTEL_SPT_LP_U_BASE,
PCI_DEVICE_ID_INTEL_SPT_LP_U_PREMIUM,
PCI_DEVICE_ID_INTEL_SPT_LP_Y_PREMIUM,
PCI_DEVICE_ID_INTEL_SPT_H_H110,
PCI_DEVICE_ID_INTEL_SPT_H_H170,
PCI_DEVICE_ID_INTEL_SPT_H_Z170,
PCI_DEVICE_ID_INTEL_SPT_H_Q170,
PCI_DEVICE_ID_INTEL_SPT_H_Q150,
PCI_DEVICE_ID_INTEL_SPT_H_B150,
PCI_DEVICE_ID_INTEL_SPT_H_C236,
PCI_DEVICE_ID_INTEL_SPT_H_C232,
PCI_DEVICE_ID_INTEL_SPT_H_QM170,
PCI_DEVICE_ID_INTEL_SPT_H_HM170,
PCI_DEVICE_ID_INTEL_SPT_H_CM236,
PCI_DEVICE_ID_INTEL_SPT_H_HM175,
PCI_DEVICE_ID_INTEL_SPT_H_QM175,
PCI_DEVICE_ID_INTEL_SPT_H_CM238,
PCI_DEVICE_ID_INTEL_LWB_C621,
PCI_DEVICE_ID_INTEL_LWB_C622,
PCI_DEVICE_ID_INTEL_LWB_C624,
PCI_DEVICE_ID_INTEL_LWB_C625,
PCI_DEVICE_ID_INTEL_LWB_C626,
PCI_DEVICE_ID_INTEL_LWB_C627,
PCI_DEVICE_ID_INTEL_LWB_C628,
PCI_DEVICE_ID_INTEL_LWB_C629,
PCI_DEVICE_ID_INTEL_LWB_C621A,
PCI_DEVICE_ID_INTEL_LWB_C627A,
PCI_DEVICE_ID_INTEL_LWB_C629A,
PCI_DEVICE_ID_INTEL_LWB_C624_SUPER,
PCI_DEVICE_ID_INTEL_LWB_C627_SUPER_1,
PCI_DEVICE_ID_INTEL_LWB_C621_SUPER,
PCI_DEVICE_ID_INTEL_LWB_C627_SUPER_2,
PCI_DEVICE_ID_INTEL_LWB_C628_SUPER,
PCI_DEVICE_ID_INTEL_LWB_C621A_SUPER,
PCI_DEVICE_ID_INTEL_LWB_C627A_SUPER,
PCI_DEVICE_ID_INTEL_LWB_C629A_SUPER,
PCI_DEVICE_ID_INTEL_KBP_H_Q270,
PCI_DEVICE_ID_INTEL_KBP_H_H270,
PCI_DEVICE_ID_INTEL_KBP_H_Z270,
PCI_DEVICE_ID_INTEL_KBP_H_Q250,
PCI_DEVICE_ID_INTEL_KBP_H_B250,
PCI_DEVICE_ID_INTEL_SPT_LP_Y_PREMIUM_HDCP22,
PCI_DEVICE_ID_INTEL_SPT_LP_U_PREMIUM_HDCP22,
PCI_DEVICE_ID_INTEL_SPT_LP_U_BASE_HDCP22,
PCI_DEVICE_ID_INTEL_KBP_LP_SUPER_SKU,
PCI_DEVICE_ID_INTEL_KBP_LP_U_PREMIUM,
PCI_DEVICE_ID_INTEL_KBP_LP_Y_PREMIUM,
PCI_DEVICE_ID_INTEL_APL_LPC,
PCI_DEVICE_ID_INTEL_GLK_LPC,
PCI_DEVICE_ID_INTEL_GLK_ESPI,
PCI_DEVICE_ID_INTEL_CNL_BASE_U_LPC,
PCI_DEVICE_ID_INTEL_CNL_U_PREMIUM_LPC,
PCI_DEVICE_ID_INTEL_CNL_Y_PREMIUM_LPC,
PCI_DEVICE_ID_INTEL_CNP_H_LPC_H310,
PCI_DEVICE_ID_INTEL_CNP_H_LPC_H370,
PCI_DEVICE_ID_INTEL_CNP_H_LPC_Z390,
PCI_DEVICE_ID_INTEL_CNP_H_LPC_Q370,
PCI_DEVICE_ID_INTEL_CNP_H_LPC_B360,
PCI_DEVICE_ID_INTEL_CNP_H_LPC_C246,
PCI_DEVICE_ID_INTEL_CNP_H_LPC_C242,
PCI_DEVICE_ID_INTEL_CNP_H_LPC_QM370,
PCI_DEVICE_ID_INTEL_CNP_H_LPC_HM370,
PCI_DEVICE_ID_INTEL_CNP_H_LPC_CM246,
PCI_DEVICE_ID_INTEL_ICL_BASE_U_ESPI,
PCI_DEVICE_ID_INTEL_ICL_BASE_Y_ESPI,
PCI_DEVICE_ID_INTEL_ICL_U_PREMIUM_ESPI,
PCI_DEVICE_ID_INTEL_ICL_U_SUPER_U_ESPI,
PCI_DEVICE_ID_INTEL_ICL_U_SUPER_U_ESPI_REV0,
PCI_DEVICE_ID_INTEL_ICL_SUPER_Y_ESPI,
PCI_DEVICE_ID_INTEL_ICL_Y_PREMIUM_ESPI,
PCI_DEVICE_ID_INTEL_CMP_SUPER_U_LPC,
PCI_DEVICE_ID_INTEL_CMP_PREMIUM_Y_LPC,
PCI_DEVICE_ID_INTEL_CMP_PREMIUM_U_LPC,
PCI_DEVICE_ID_INTEL_CMP_BASE_U_LPC,
PCI_DEVICE_ID_INTEL_CMP_SUPER_Y_LPC,
PCI_DEVICE_ID_INTEL_CMP_H_LPC_HM470,
PCI_DEVICE_ID_INTEL_CMP_H_LPC_WM490,
PCI_DEVICE_ID_INTEL_CMP_H_LPC_QM480,
PCI_DEVICE_ID_INTEL_CMP_H_LPC_W480,
PCI_DEVICE_ID_INTEL_CMP_H_LPC_H470,
PCI_DEVICE_ID_INTEL_CMP_H_LPC_Z490,
PCI_DEVICE_ID_INTEL_CMP_H_LPC_Q470,
PCI_DEVICE_ID_INTEL_TGP_ESPI_0,
PCI_DEVICE_ID_INTEL_TGP_SUPER_U_ESPI,
PCI_DEVICE_ID_INTEL_TGP_PREMIUM_U_ESPI,
PCI_DEVICE_ID_INTEL_TGP_BASE_U_ESPI,
PCI_DEVICE_ID_INTEL_TGP_ESPI_1,
PCI_DEVICE_ID_INTEL_TGP_ESPI_2,
PCI_DEVICE_ID_INTEL_TGP_SUPER_Y_ESPI,
PCI_DEVICE_ID_INTEL_TGP_PREMIUM_Y_ESPI,
PCI_DEVICE_ID_INTEL_TGP_ESPI_3,
PCI_DEVICE_ID_INTEL_TGP_ESPI_4,
PCI_DEVICE_ID_INTEL_TGP_ESPI_5,
PCI_DEVICE_ID_INTEL_TGP_ESPI_6,
PCI_DEVICE_ID_INTEL_TGP_ESPI_7,
PCI_DEVICE_ID_INTEL_TGP_ESPI_8,
PCI_DEVICE_ID_INTEL_TGP_ESPI_9,
PCI_DEVICE_ID_INTEL_TGP_ESPI_10,
PCI_DEVICE_ID_INTEL_TGP_ESPI_11,
PCI_DEVICE_ID_INTEL_TGP_ESPI_12,
PCI_DEVICE_ID_INTEL_TGP_ESPI_13,
PCI_DEVICE_ID_INTEL_TGP_ESPI_14,
PCI_DEVICE_ID_INTEL_TGP_ESPI_15,
PCI_DEVICE_ID_INTEL_TGP_ESPI_16,
PCI_DEVICE_ID_INTEL_TGP_ESPI_17,
PCI_DEVICE_ID_INTEL_TGP_ESPI_18,
PCI_DEVICE_ID_INTEL_TGP_ESPI_19,
PCI_DEVICE_ID_INTEL_TGP_ESPI_20,
PCI_DEVICE_ID_INTEL_TGP_ESPI_21,
PCI_DEVICE_ID_INTEL_TGP_ESPI_22,
PCI_DEVICE_ID_INTEL_TGP_ESPI_23,
PCI_DEVICE_ID_INTEL_TGP_ESPI_24,
PCI_DEVICE_ID_INTEL_TGP_ESPI_25,
PCI_DEVICE_ID_INTEL_TGP_ESPI_26,
PCI_DEVICE_ID_INTEL_MCC_ESPI_0,
PCI_DEVICE_ID_INTEL_MCC_ESPI_1,
PCI_DEVICE_ID_INTEL_MCC_BASE_ESPI,
PCI_DEVICE_ID_INTEL_MCC_PREMIUM_ESPI,
PCI_DEVICE_ID_INTEL_MCC_SUPER_ESPI,
PCI_DEVICE_ID_INTEL_MCC_ESPI_2,
PCI_DEVICE_ID_INTEL_MCC_ESPI_3,
PCI_DEVICE_ID_INTEL_MCC_ESPI_4,
PCI_DEVICE_ID_INTEL_JSP_SUPER_ESPI,
0
};
static const struct pci_driver pch_lpc __pci_driver = {
.ops = &device_ops,
.vendor = PCI_VENDOR_ID_INTEL,
.devices = pci_device_ids,
};
|
