blob: 827bedd50d309c10d6aff5c1b29954fbed3c2cce (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
|
## SPDX-License-Identifier: GPL-2.0-only
config SOC_INTEL_COMMON_BLOCK_ACPI
depends on SOC_INTEL_COMMON_BLOCK_CPU
depends on SOC_INTEL_COMMON_BLOCK_PMC
select ACPI_COMMON_MADT_IOAPIC
select ACPI_COMMON_MADT_LAPIC if !SOC_INTEL_COMMON_BLOCK_ACPI_CPU_HYBRID
select ACPI_CUSTOM_MADT
bool
help
Intel Processor common code for ACPI
config SOC_INTEL_COMMON_BLOCK_ACPI_GPIO
bool
config SOC_INTEL_COMMON_BLOCK_ACPI_LPIT
bool
depends on HAVE_ACPI_TABLES
select ACPI_LPIT
help
Generate LPIT table with LPI state entries
config SOC_INTEL_COMMON_BLOCK_ACPI_PEP
bool
depends on HAVE_ACPI_TABLES
help
Generate an Intel Power Engine device object in the SSDT. This is
usually used for providing ACPI hooks for S0ix exit/entry.
config SOC_INTEL_COMMON_BLOCK_ACPI_PEP_LPM_REQ
bool
depends on SOC_INTEL_COMMON_BLOCK_ACPI_PEP
help
Generate a 2nd set of _DSM functions for the Power Engine device that
will return a buffer that contains the contents of the PMC's LPM
requirements registers. A kernel can use this to display the
requirements for different LPM substates.
config SOC_INTEL_COMMON_BLOCK_CRASHLOG
bool
depends on SOC_INTEL_CRASHLOG
help
Generate crash data for BERT table
if SOC_INTEL_COMMON_BLOCK_ACPI
config SOC_INTEL_COMMON_BLOCK_ACPI_CPPC
bool
help
Generate CPPC entries for Intel SpeedShift
config SOC_INTEL_COMMON_BLOCK_ACPI_CPU_HYBRID
bool
help
Defines hybrid CPU specific ACPI helper functions.
config SOC_INTEL_UFS_OCP_TIMER_DISABLE
bool
help
OCP Timer need to be disabled in SCS UFS IOSF Bridge to
work around the Silicon Issue due to which LTR mechanism
doesn't work.
config SOC_INTEL_UFS_LTR_DISQUALIFY
bool
help
LTR needs to be disqualified for UFS in D3 to ensure PMC
ignores LTR from UFS IP which is infinite.
endif
if SOC_INTEL_COMMON_BLOCK_ACPI_LPIT
config SOC_INTEL_COMMON_BLOCK_ACPI_SLP_S0_FREQ_HZ
hex
help
Define the slp_s0_residency frequency to be reported in the
LPIT ACPI table.
config SOC_INTEL_COMMON_BLOCK_ACPI_HAVE_GPE1
bool
help
This flag indicates that the SoC implements GPE1. GPE1 Event Bit is an
extension of GPE0 (present in all Intel SoC platform). GPE1 Events is
SoC-specific, which might include the power management, hot plug, and
PCIe events for the internal devices. Select this Kconfig to support SoCs
that publish GPE1 as part of PMC IO register. The dummy GPE1_ macros with
their values set to '0' will be added when this flag is not set for
backward compatibility matter.
config SOC_INTEL_COMMON_BLOCK_ACPI_USE_GPE1
bool
depends on SOC_INTEL_COMMON_BLOCK_ACPI_HAVE_GPE1
help
This flags will expose GPE1 STS and EN registers in FADT. SoC needs to
have GPE1 block implemented to select this. It is required to define
GPE1_STS(), GPE_EN(), and GPE1_REG_MAX from the SoC header. When selected,
GPE1 functions will be added and GPE1 events will be cleared and disabled
during boot. The SoC is required to provide the overridden GPE1 functions.
In addition, this flag will also be used to determine the standard GPE0/1
event methods to use in the ASL code and devicetree for the internal wake
capable devices. The purpose of this flag is to enable to switch in
between new GPE1 approach and old GPE0 method. The mainboard should decide
to use the GPE1 via this flag; or else
SOC_INTEL_COMMON_BLOCK_ACPI_HAVE_GPE1 exposes a SoC capability using ACPI.
endif
|
