summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/acpi/pch_clk.asl
blob: 08863a3234f2aee09d420e5a7fec0403e6b44c80 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
/* SPDX-License-Identifier: GPL-2.0-or-later */

#define PCR_BIOS_BUFFEN 0x8080

Scope (\_SB)
{
	/* MTL PCH CLK */
	Device (ICLK) {
		Name (_HID, EISAID ("PNP0C02"))
		Name (_UID, "SOCCLK")

		Method (_STA)
		{
			/*
			 * Device is present, enabled and decoding its resources
			 * and should not be shown in UI
			 */
			Return (0x3)
		}

		/*
		 * PCIe(100MHz) clock disable
		 * Arg0 - clock index
		 */
		Method (CLKD, 1) {
			\_SB.PCI0.PCRA (PID_ISCLK, PCR_BIOS_BUFFEN, Not (ShiftLeft (1, Arg0)))
		}

		/*
		 * PCIe(100MHz) clock enable
		 * Arg0 - clock index
		 */
		Method (CLKE, 1) {
			\_SB.PCI0.PCRO (PID_ISCLK, PCR_BIOS_BUFFEN, (ShiftLeft (1, Arg0)))
		}
	}
}