1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <soc/pcr_ids.h>
Scope (\_SB.PCI0) {
/*
* Clear register 0x1C20/0x4820
* Arg0 - PCR Port ID
*/
Method(SCSC, 1, Serialized)
{
^PCRA (Arg0, 0x1C20, 0x0)
^PCRA (Arg0, 0x4820, 0x0)
}
/* EMMC */
Device(PEMC) {
Name(_ADR, 0x001A0000)
Name (_DDN, "eMMC Controller")
Name (TEMP, 0)
Name (DSUU, ToUUID("f6c13ea5-65cd-461f-ab7a-29f7e8d5bd61"))
OperationRegion(SCSR, PCI_Config, 0x00, 0x100)
Field(SCSR, WordAcc, NoLock, Preserve) {
Offset (0x0), /* PCI VID DID */
VDID, 32,
Offset (0x84), /* PMECTRLSTATUS */
PMCR, 16,
Offset (0xA2), /* PG_CONFIG */
, 2,
PGEN, 1, /* PG_ENABLE */
}
Method(_INI) {
/* Clear register 0x1C20/0x4820 */
^^SCSC (PID_EMMC)
}
Method(_PS0, 0, Serialized) {
Stall (50) // Sleep 50 us
Store(0, PGEN) // Disable PG
/* Clear register 0x1C20/0x4820 */
^^SCSC (PID_EMMC)
/* Set Power State to D0 */
And (PMCR, 0xFFFC, PMCR)
Store (PMCR, ^TEMP)
}
Method(_PS3, 0, Serialized) {
Store(1, PGEN) // Enable PG
/* Set Power State to D3 */
Or (PMCR, 0x0003, PMCR)
Store (PMCR, ^TEMP)
}
Device (CARD)
{
Name (_ADR, 0x00000008)
Method (_RMV, 0, NotSerialized)
{
Return (0)
}
}
/* _DSM x86 Device Specific Method
* Arg0: UUID Unique function identifier
* Arg1: Integer Revision Level
* Arg2: Integer Function Index (0 = Return Supported Functions)
* Arg3: Package Parameters
*/
Method (_DSM, 4)
{
If (LEqual (Arg0, ^DSUU)) {
/* Check the revision */
If (LGreaterEqual (Arg1, Zero)) {
/*
* Function Index 0 the return value is a buffer
* containing one bit for each function index, starting
* with zero.
* Bit 0 - Indicates whether there is support for any
* functions other than function 0
* Bit 1 - Indicates support to clear power control
* register
* Bit 2 - Indicates support to set power control
* register
* Bit 3 - Indicates support to set 1.8V signalling
* Bit 4 - Indicates support to set 3.3V signalling
* Bit 5 - Indicates support for HS200 mode
* Bit 6 - Indicates support for HS400 mode
* Bit 9 - Indicates eMMC I/O Driver Strength
*/
If (LEqual (Arg2, Zero)) {
If (Lequal (VDID, 0x02c48086) ) {
/*
* Set bit 9 for CML eMMC to indicate
* eMMC I/O driver strength is supported
*/
Return(Buffer() {0x0, 0x02})
}
}
/*
* Function Index 9, the return value is preferred eMMC
* driver strength
* 0 - 50 ohm
* 1 - 33 ohm
* 2 - 66 ohm
* 3 - 100 ohm
* 4 - 40 ohm
*/
If (LEqual (Arg2, 9)) {
Return(Buffer() {0x4})
}
}
}
Return(Buffer() { 0x0 })
}
}
/* SD CARD */
Device (SDXC)
{
Name (_ADR, 0x00140005)
Name (_DDN, "SD Controller")
Name (TEMP, 0)
Name (DSUU, ToUUID("f6c13ea5-65cd-461f-ab7a-29f7e8d5bd61"))
OperationRegion (SDPC, PCI_Config, 0x00, 0x100)
Field (SDPC, WordAcc, NoLock, Preserve)
{
Offset (0x84), /* PMECTRLSTATUS */
PMCR, 16,
Offset (0xA2), /* PG_CONFIG */
, 2,
PGEN, 1, /* PG_ENABLE */
}
/* _DSM x86 Device Specific Method
* Arg0: UUID Unique function identifier
* Arg1: Integer Revision Level
* Arg2: Integer Function Index (0 = Return Supported Functions)
* Arg3: Package Parameters
*/
Method (_DSM, 4)
{
If (LEqual (Arg0, ^DSUU)) {
/* Check the revision */
If (LGreaterEqual (Arg1, Zero)) {
/*
* Function Index 0 the return value is a buffer containing
* one bit for each function index, starting with zero.
* Bit 0 - Indicates whether there is support for any functions other than function 0.
* Bit 1 - Indicates support to clear power control register
* Bit 2 - Indicates support to set power control register
* Bit 3 - Indicates support to set 1.8V signalling
* Bit 4 - Indicates support to set 3.3V signalling
* Bit 5 - Indicates support for HS200 mode
* Bit 6 - Indicates support for HS400 mode
* Bit 9 - Indicates eMMC I/O Driver Strength
*/
/*
* For SD we have to support functions to
* set 1.8V signalling and 3.3V signalling [BIT4, BIT3]
*/
If (LEqual (Arg2, Zero)) {
Return (Buffer () { 0x19 })
}
/*
* Function Index 3: Set 1.8v signalling.
* We put a sleep of 100ms in this method to
* work around a known issue with detecting
* UHS SD card on PCH. This is to compensate
* for the SD VR slowness.
*/
If (LEqual (Arg2, 3)) {
Sleep (100)
Return(Buffer () { 0x00 })
}
/*
* Function Index 4: Set 3.3v signalling.
* We put a sleep of 100ms in this method to
* work around a known issue with detecting
* UHS SD card on PCH. This is to compensate
* for the SD VR slowness.
*/
If (LEqual (Arg2, 4)) {
Sleep (100)
Return(Buffer () { 0x00 })
}
}
}
Return(Buffer() { 0x0 })
}
Method(_INI)
{
/* Clear register 0x1C20/0x4820 */
^^SCSC (PID_SDX)
}
Method (_PS0, 0, Serialized)
{
Store (0, PGEN) /* Disable PG */
/* Clear register 0x1C20/0x4820 */
^^SCSC (PID_SDX)
/* Set Power State to D0 */
And (PMCR, 0xFFFC, PMCR)
Store (PMCR, ^TEMP)
#if CONFIG(MB_HAS_ACTIVE_HIGH_SD_PWR_ENABLE)
/* Change pad mode to Native */
GPMO(SD_PWR_EN_PIN, 0x1)
#endif
}
Method (_PS3, 0, Serialized)
{
Store (1, PGEN) /* Enable PG */
/* Set Power State to D3 */
Or (PMCR, 0x0003, PMCR)
Store (PMCR, ^TEMP)
#if CONFIG(MB_HAS_ACTIVE_HIGH_SD_PWR_ENABLE)
/* Change pad mode to GPIO control */
GPMO(SD_PWR_EN_PIN, 0x0)
/* Enable Tx Buffer */
GTXE(SD_PWR_EN_PIN, 0x1)
/* Drive TX to zero */
CTXS(SD_PWR_EN_PIN)
#endif
}
Device (CARD)
{
Name (_ADR, 0x00000008)
Method (_RMV, 0, NotSerialized)
{
Return (1)
}
}
} /* Device (SDXC) */
}
|
