1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <gpio.h>
#include <soc/intel/common/block/acpi/acpi/gpio_op.asl>
#include <soc/irq.h>
#include <soc/pcr_ids.h>
Device (GPIO)
{
Name (_HID, "INT34BB")
Name (_UID, 0)
Name (_DDN, "GPIO Controller")
Name (RBUF, ResourceTemplate()
{
Memory32Fixed (ReadWrite, 0, 0, COM0)
Memory32Fixed (ReadWrite, 0, 0, COM1)
Memory32Fixed (ReadWrite, 0, 0, COM4)
Interrupt (ResourceConsumer, Level, ActiveLow, Shared,,, GIRQ)
{ GPIO_IRQ14 }
})
/*
* GPIO communities 0, 1, and 4 are exported for the OS.
* This is based on the Linux kernel provided community map at
* drivers/pinctrl/intel/pinctrl-cannonlake.c:cnllp_communities[]
*/
Method (_CRS, 0, NotSerialized)
{
/* GPIO Community 0 */
CreateDWordField (^RBUF, ^COM0._BAS, BAS0)
CreateDWordField (^RBUF, ^COM0._LEN, LEN0)
BAS0 = ^^PCRB (PID_GPIOCOM0)
LEN0 = GPIO_BASE_SIZE
/* GPIO Community 1 */
CreateDWordField (^RBUF, ^COM1._BAS, BAS1)
CreateDWordField (^RBUF, ^COM1._LEN, LEN1)
BAS1 = ^^PCRB (PID_GPIOCOM1)
LEN1 = GPIO_BASE_SIZE
/* GPIO Community 4 */
CreateDWordField (^RBUF, ^COM4._BAS, BAS4)
CreateDWordField (^RBUF, ^COM4._LEN, LEN4)
BAS4 = ^^PCRB (PID_GPIOCOM4)
LEN4 = GPIO_BASE_SIZE
Return (RBUF)
}
Method (_STA, 0, NotSerialized)
{
Return (0xF)
}
}
/*
* Get GPIO DW0 Address
* Arg0 - GPIO Number
*/
Method (GADD, 1, NotSerialized)
{
/* GPIO Community 0 */
If (Arg0 >= GPP_A0 && Arg0 <= SPI0_CLK_LOOPBK)
{
Local0 = PID_GPIOCOM0
Local1 = Arg0 - GPP_A0
}
/* GPIO Community 1 */
If (Arg0 >= GPP_D0 && Arg0 <= vSD3_CD_B)
{
Local0 = PID_GPIOCOM1
Local1 = Arg0 - GPP_D0
}
/* GPIO Community 2 */
If (Arg0 >= GPD0 && Arg0 <= DRAM_RESET_B)
{
Local0 = PID_GPIOCOM2
Local1 = Arg0 - GPD0
}
/* GPIO Community 3 */
If (Arg0 >= HDA_BCLK && Arg0 <= TRIGGER_OUT)
{
Local0 = PID_GPIOCOM3
Local1 = Arg0 - HDA_BCLK
}
/* GPIO Community 4*/
If (Arg0 >= GPP_C0 && Arg0 <= CL_RST_B)
{
Local0 = PID_GPIOCOM4
Local1 = Arg0 - GPP_C0
}
Local2 = PCRB (Local0)
Local2 += PAD_CFG_BASE
Return (Local2 + Local1 * 16)
}
/*
* Return PCR Port ID of GPIO Communities
*
* Arg0: GPIO Community (0-4)
*/
Method (GPID, 1, Serialized)
{
Switch (ToInteger (Arg0))
{
Case (0) {
Local0 = PID_GPIOCOM0
}
Case (1) {
Local0 = PID_GPIOCOM1
}
Case (2) {
Local0 = PID_GPIOCOM2
}
Case (3) {
Local0 = PID_GPIOCOM3
}
Case (4) {
Local0 = PID_GPIOCOM4
}
Default {
Return (0)
}
}
Return (Local0)
}
/*
* Configure GPIO Power Management bits
*
* Arg0: GPIO community (0-4)
* Arg1: PM bits in MISCCFG
*/
Method (CGPM, 2, Serialized)
{
Local0 = GPID (Arg0)
If (Local0 != 0) {
/* Mask off current PM bits */
PCRA (Local0, GPIO_MISCCFG, ~MISCCFG_GPIO_PM_CONFIG_BITS)
/* Mask in requested bits */
PCRO (Local0, GPIO_MISCCFG, Arg1 & MISCCFG_GPIO_PM_CONFIG_BITS)
}
}
/* GPIO Power Management bits */
Name(GPMB, Package(TOTAL_GPIO_COMM) {0, 0, 0, 0, 0})
/*
* Save GPIO Power Management bits
*/
Method (SGPM, 0, Serialized)
{
For (Local0 = 0, Local0 < TOTAL_GPIO_COMM, Local0++)
{
Local1 = GPID (Local0)
GPMB[Local0] = PCRR (Local1, GPIO_MISCCFG)
}
}
/*
* Restore GPIO Power Management bits
*/
Method (RGPM, 0, Serialized)
{
For (Local0 = 0, Local0 < TOTAL_GPIO_COMM, Local0++)
{
CGPM (Local0, DerefOf(GPMB[Local0]))
}
}
/*
* Save current setting of GPIO Power Management bits and
* enable all Power Management bits for all communities
*/
Method (EGPM, 0, Serialized)
{
/* Save current setting and will restore it when resuming */
SGPM ()
/* Enable PM bits */
For (Local0 = 0, Local0 < TOTAL_GPIO_COMM, Local0++)
{
CGPM (Local0, MISCCFG_GPIO_PM_CONFIG_BITS)
}
}
|
