blob: cbc43d58921c5c28674431b133434170150bad68 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include <assert.h>
#include <cpu/x86/msr.h>
#include <intelblocks/msr.h>
#include <program_loading.h>
#include <soc/cpu.h>
/*
* This file supports the necessary hoops one needs to jump through since
* early FSP component and early stages are running from cache-as-ram.
*/
static inline int is_car_addr(uintptr_t addr)
{
return ((addr >= CONFIG_DCACHE_RAM_BASE) &&
(addr < (CONFIG_DCACHE_RAM_BASE + CONFIG_DCACHE_RAM_SIZE)));
}
void platform_segment_loaded(uintptr_t start, size_t size, int flags)
{
/* Bail out if this is not the final segment. */
if (!(flags & SEG_FINAL))
return;
char start_car_check = is_car_addr(start);
char end_car_check = is_car_addr(start + size - 1);
/* Bail out if loaded program segment does not lie in CAR region. */
if (!start_car_check && !end_car_check)
return;
/* Loaded program segment should lie entirely within CAR region. */
assert(start_car_check && end_car_check);
flush_l1d_to_l2();
}
|
