blob: 90112646c42d88497b5bbf9ea08234fb4096e898 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2014 Imagination Technologies
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; version 2 of
* the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
* MA 02110-1301 USA
*/
#include <stdint.h>
#include <arch/cpu.h>
static void bootblock_cpu_init(void)
{
uint32_t cause;
/*
* Make sure the count register is counting by clearing the "Disable
* Counter" bit, in case it is set.
*/
cause = read_c0_cause();
if (cause & C0_CAUSE_DC)
write_c0_cause(cause & ~(C0_CAUSE_DC));
/* And make sure that it starts from zero. */
write_c0_count(0);
}
|
