1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
|
/*
* Copyright (C) 2015 Broadcom Corporation
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation version 2.
*
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
* kind, whether express or implied; without even the implied warranty
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __SOC_BROADCOM_CYGNUS_DDR_BIST_H__
#define __SOC_BROADCOM_CYGNUS_DDR_BIST_H__
#include <soc/config.h>
#define SOC_E_NONE (0)
#define SOC_E_FAIL (-1)
#define SOC_E_INTERNAL (-2)
#define SOC_E_TIMEOUT (-3)
#define SOC_E_PARAM (-4)
#define SOC_E_MEMORY (-5)
#define SOC_E_UNAVAIL (-6)
#define SOC_E_CONFIG (-7)
#define SOC_DDR3_CLOCK_MHZ(unit) iproc_get_ddr3_clock_mhz(unit)
#define DDR_SHMOO_PARAM_MEM_PTR (0x1b000000) /*size ~0x300 */
#define DDR_SHMOO_VREFW_MEM_PTR (0x50000000) /* size ~0x30000 */
#define SOC_DDR3_NUM_MEMORIES (1)
/* Convenience Macros - Arad Memory Controller - Recheck when MemC files change */
enum drc_reg_set {
DRC_BIST_CONFIGr = 0,
DRC_BIST_CONFIG2r,
DRC_BIST_GENERAL_CONFIGURATIONSr,
DRC_BIST_CONFIGURATIONSr,
DRC_BIST_NUMBER_OF_ACTIONSr,
DRC_BIST_START_ADDRESSr,
DRC_BIST_END_ADDRESSr,
DRC_BIST_SINGLE_BIT_MASKr,
DRC_BIST_PATTERN_WORD_7r,
DRC_BIST_PATTERN_WORD_6r,
DRC_BIST_PATTERN_WORD_5r,
DRC_BIST_PATTERN_WORD_4r,
DRC_BIST_PATTERN_WORD_3r,
DRC_BIST_PATTERN_WORD_2r,
DRC_BIST_PATTERN_WORD_1r,
DRC_BIST_PATTERN_WORD_0r,
DRC_BIST_FULL_MASK_WORD_7r,
DRC_BIST_FULL_MASK_WORD_6r,
DRC_BIST_FULL_MASK_WORD_5r,
DRC_BIST_FULL_MASK_WORD_4r,
DRC_BIST_FULL_MASK_WORD_3r,
DRC_BIST_FULL_MASK_WORD_2r,
DRC_BIST_FULL_MASK_WORD_1r,
DRC_BIST_FULL_MASK_WORD_0r,
DRC_BIST_STATUSESr,
DRC_BIST_FULL_MASK_ERROR_COUNTERr,
DRC_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr,
DRC_BIST_ERROR_OCCURREDr,
DRC_BIST_GLOBAL_ERROR_COUNTERr,
DRC_BIST_LAST_ADDR_ERRr,
DRC_BIST_LAST_DATA_ERR_WORD_7r,
DRC_BIST_LAST_DATA_ERR_WORD_6r,
DRC_BIST_LAST_DATA_ERR_WORD_5r,
DRC_BIST_LAST_DATA_ERR_WORD_4r,
DRC_BIST_LAST_DATA_ERR_WORD_3r,
DRC_BIST_LAST_DATA_ERR_WORD_2r,
DRC_BIST_LAST_DATA_ERR_WORD_1r,
DRC_BIST_LAST_DATA_ERR_WORD_0r
};
#define DRCA DDR_BistConfig
#define DRCB DDR_BistConfig
#define DRCC DDR_BistConfig
#define DRCD DDR_BistConfig
#define DRCE DDR_BistConfig
#define DRCF DDR_BistConfig
#define DRCG DDR_BistConfig
#define DRCH DDR_BistConfig
#define DRCALL DDR_BistConfig
#define DRCA_BIST_CONFIGURATIONSr_RESERVEDf_SHIFT 26
#define DRCA_BIST_CONFIGURATIONSr_RESERVEDf_WIDTH 6
#define DRCA_BIST_CONFIGURATIONSr_BIST_ENf_SHIFT 25
#define DRCA_BIST_CONFIGURATIONSr_BIST_ENf_WIDTH 1
#define DRCA_BIST_CONFIGURATIONSr_DATA_ADDR_MODEf_SHIFT 24
#define DRCA_BIST_CONFIGURATIONSr_DATA_ADDR_MODEf_WIDTH 1
#define DRCA_BIST_CONFIGURATIONSr_DATA_SHIFT_MODEf_SHIFT 23
#define DRCA_BIST_CONFIGURATIONSr_DATA_SHIFT_MODEf_WIDTH 1
#define DRCA_BIST_CONFIGURATIONSr_ADDRESS_SHIFT_MODEf_SHIFT 22
#define DRCA_BIST_CONFIGURATIONSr_ADDRESS_SHIFT_MODEf_WIDTH 1
#define DRCA_BIST_CONFIGURATIONSr_CONS_ADDR_8_BANKSf_SHIFT 21
#define DRCA_BIST_CONFIGURATIONSr_CONS_ADDR_8_BANKSf_WIDTH 1
#define DRCA_BIST_CONFIGURATIONSr_CONS_ADDR_4_BANKSf_SHIFT 20
#define DRCA_BIST_CONFIGURATIONSr_CONS_ADDR_4_BANKSf_WIDTH 1
#define DRCA_BIST_CONFIGURATIONSr_IND_WR_RD_ADDR_MODEf_SHIFT 19
#define DRCA_BIST_CONFIGURATIONSr_IND_WR_RD_ADDR_MODEf_WIDTH 1
#define DRCA_BIST_CONFIGURATIONSr_PRBS_MODEf_SHIFT 18
#define DRCA_BIST_CONFIGURATIONSr_PRBS_MODEf_WIDTH 1
#define DRCA_BIST_CONFIGURATIONSr_TWO_ADDR_MODEf_SHIFT 17
#define DRCA_BIST_CONFIGURATIONSr_TWO_ADDR_MODEf_WIDTH 1
#define DRCA_BIST_CONFIGURATIONSr_PATTERN_BIT_MODEf_SHIFT 16
#define DRCA_BIST_CONFIGURATIONSr_PATTERN_BIT_MODEf_WIDTH 1
#define DRCA_BIST_CONFIGURATIONSr_READ_WEIGHTf_SHIFT 8
#define DRCA_BIST_CONFIGURATIONSr_READ_WEIGHTf_WIDTH 8
#define DRCA_BIST_CONFIGURATIONSr_WRITE_WEIGHTf_SHIFT 0
#define DRCA_BIST_CONFIGURATIONSr_WRITE_WEIGHTf_WIDTH 8
#define DRCA_BIST_NUMBER_OF_ACTIONSr_BIST_NUM_ACTIONSf_SHIFT 0
#define DRCA_BIST_NUMBER_OF_ACTIONSr_BIST_NUM_ACTIONSf_WIDTH 32
#define DRCA_BIST_START_ADDRESSr_BIST_START_ADDRESSf_SHIFT 0
#define DRCA_BIST_START_ADDRESSr_BIST_START_ADDRESSf_WIDTH 26
#define DRCA_BIST_START_ADDRESSr_RESERVED_SHIFT 26
#define DRCA_BIST_START_ADDRESSr_RESERVED_WIDTH 6
#define DRCA_BIST_END_ADDRESSr_BIST_END_ADDRESSf_SHIFT 0
#define DRCA_BIST_END_ADDRESSr_BIST_END_ADDRESSf_WIDTH 26
#define DRCA_BIST_END_ADDRESSr_RESERVED_SHIFT 26
#define DRCA_BIST_END_ADDRESSr_RESERVED_WIDTH 6
#define DRCA_BIST_STATUSESr_RESERVED_SHIFT 4
#define DRCA_BIST_STATUSESr_RESERVED_WIDTH 28
#define DRCA_BIST_STATUSESr_OVERFLOW_FIFO_RADDRf_SHIFT 3
#define DRCA_BIST_STATUSESr_OVERFLOW_FIFO_RADDRf_WIDTH 1
#define DRCA_BIST_STATUSESr_OVERFLOW_FIFO_CMDf_SHIFT 2
#define DRCA_BIST_STATUSESr_OVERFLOW_FIFO_CMDf_WIDTH 1
#define DRCA_BIST_STATUSESr_OVERFLOW_FIFO_WDATAf_SHIFT 1
#define DRCA_BIST_STATUSESr_OVERFLOW_FIFO_WDATAf_WIDTH 1
#define DRCA_BIST_STATUSESr_BIST_FINISHEDf_SHIFT 0
#define DRCA_BIST_STATUSESr_BIST_FINISHEDf_WIDTH 1
#define DRCA_BIST_ERROR_OCCURREDr_ERR_OCCURREDf_SHIFT 0
#define DRCA_BIST_ERROR_OCCURREDr_ERR_OCCURREDf_WIDTH 32
#define soc_reg_field_set(unit, r, m, f, data) \
(*(m) = ((*(m) & ~(((1 << r##_##f##_WIDTH) - 1) << r##_##f##_SHIFT)) | ((data & ((1 << r##_##f##_WIDTH) - 1)) << r##_##f##_SHIFT)))
#define soc_reg_field_get(unit, r, m, f) \
((m >> r##_##f##_SHIFT) & ((1 << r##_##f##_WIDTH) - 1))
#define DRC_REG_READ(unit, channel, reg, rvp) \
soc_reg32_get((volatile uint32*)(channel + 4 * reg), rvp)
#define DRC_REG_WRITE(unit, channel, reg, rv) \
soc_reg32_set((volatile uint32*)(channel + 4 * reg), rv)
#endif /* __SOC_BROADCOM_CYGNUS_DDR_BIST_H__ */
/* End of File */
|
