blob: 6e67f5a3fabd842610545ce2d97408b5467ec51d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <soc/amd/common/acpi/pci_root.asl>
ROOT_BRIDGE(PCI0)
Scope(PCI0) {
/* Describe the AMD Northbridge */
#include "northbridge.asl"
/* Describe the AMD Fusion Controller Hub */
#include "sb_pci0_fch.asl"
}
/* Describe PCI INT[A-H] for the Southbridge */
#include "pci_int.asl"
/* Describe the MMIO devices in the FCH */
#include "mmio.asl"
/* Add GPIO library */
#include <soc/amd/common/acpi/gpio_bank_lib.asl>
|
