1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
|
# SPDX-License-Identifier: GPL-2.0-only
chip soc/amd/genoa_poc
device cpu_cluster 0 on ops amd_cpu_bus_ops end
# OC pins
register "usb.usb2_oc_pins[0]" = "{ 0xf, 0xf, 0xf, 0xf, 0xf, 0xf, 0xf, 0xf }"
register "usb.usb2_oc_pins[1]" = "{ 0xf, 0xf, 0xf, 0xf, 0xf, 0xf, 0xf, 0xf }"
register "usb.usb3_oc_pins[0]" = "{ 0xf, 0xf, 0xf, 0xf }"
register "usb.usb3_oc_pins[1]" = "{ 0xf, 0xf, 0xf, 0xf }"
device domain 0 on
ops genoa_pci_domain_ops
device pci 00.0 alias gnb_0 on end
device pci 00.2 alias iommu_0 off ops amd_iommu_ops end
device pci 00.3 alias rcec_0 off end
device pci 01.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.1 alias gpp_bridge_0_0_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.2 alias gpp_bridge_0_1_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.3 alias gpp_bridge_0_2_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.4 alias gpp_bridge_0_3_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.5 alias gpp_bridge_0_4_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.6 alias gpp_bridge_0_5_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.7 alias gpp_bridge_0_6_a off end
end
device pci 02.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 02.1 alias gpp_bridge_0_7_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 02.2 alias gpp_bridge_0_8_a off end
end
device pci 03.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.1 alias gpp_bridge_0_0_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.2 alias gpp_bridge_0_1_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.3 alias gpp_bridge_0_2_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.4 alias gpp_bridge_0_3_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.5 alias gpp_bridge_0_4_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.6 alias gpp_bridge_0_5_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.7 alias gpp_bridge_0_6_b off end
end
device pci 04.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 04.1 alias gpp_bridge_0_7_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 04.2 alias gpp_bridge_0_8_b off end
end
device pci 05.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 05.1 alias gpp_bridge_0_0_c off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 05.2 alias gpp_bridge_0_1_c off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 05.3 alias gpp_bridge_0_2_c off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 05.4 alias gpp_bridge_0_3_c off end
end
device pci 07.0 on end # Dummy device function, do not disable
device pci 07.1 alias gpp_bridge_0_a off # Internal GPP Bridge 0 to Bus B0
device pci 0.0 on end # Dummy PCIe function
device pci 0.1 off end
device pci 0.2 alias primary_NTB_0 off end # Primary PCIe Non-TransparentBridge
device pci 0.3 alias secondry_NTB_0 off end # Secondary vNTB
device pci 0.4 alias xhci_0 off end # USB
device pci 0.5 alias mp0_0 off end # PSP (MP0)
device pci 0.6 alias acp_0 off end # Audio Processor (ACP)
device pci 0.7 alias hda_0 off end # Audio Processor HD Audio Controller (main AZ)
end
device pci 07.2 alias gpp_bridge_0_b off # Internal GPP Bridge 1 to Bus C0
device pci 0.0 alias sata_0_0 off end # first SATA controller; AHCI mode
device pci 0.1 alias sata_0_1 off end # second SATA controller; AHCI mode
end
device pci 14.0 alias smbus on end # primary FCH function
device pci 14.3 alias lpc_bridge on ops amd_lpc_ops end
device pci 14.6 alias sdhci off end
device pci 18.0 alias data_fabric_0 on end
device pci 18.1 alias data_fabric_1 on end
device pci 18.2 alias data_fabric_2 on end
device pci 18.3 alias data_fabric_3 on end
device pci 18.4 alias data_fabric_4 on end
device pci 18.5 alias data_fabric_5 on end
device pci 18.6 alias data_fabric_6 on end
device pci 18.7 alias data_fabric_7 on end
end
device domain 1 on
ops genoa_pci_domain_ops
device pci 00.0 alias gnb_1 on end
device pci 00.2 alias iommu_1 off ops amd_iommu_ops end
device pci 00.3 alias rcec_1 off end
device pci 01.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.1 alias gpp_bridge_1_0_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.2 alias gpp_bridge_1_1_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.3 alias gpp_bridge_1_2_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.4 alias gpp_bridge_1_3_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.5 alias gpp_bridge_1_4_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.6 alias gpp_bridge_1_5_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.7 alias gpp_bridge_1_6_a off end
end
device pci 02.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 02.1 alias gpp_bridge_1_7_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 02.2 alias gpp_bridge_1_8_a off end
end
device pci 03.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.1 alias gpp_bridge_1_0_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.2 alias gpp_bridge_1_1_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.3 alias gpp_bridge_1_2_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.4 alias gpp_bridge_1_3_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.5 alias gpp_bridge_1_4_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.6 alias gpp_bridge_1_5_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.7 alias gpp_bridge_1_6_b off end
end
device pci 04.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 04.1 alias gpp_bridge_1_7_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 04.2 alias gpp_bridge_1_8_b off end
end
device pci 05.0 on end # Dummy device function, do not disable
device pci 07.0 on end # Dummy device function, do not disable
device pci 07.1 alias gpp_bridge_1_a off
device pci 0.0 on end # Dummy PCIe function
device pci 0.1 off end #SDXI
device pci 0.2 alias primary_NTB_1 off end # Primary PCIe Non-TransparentBridge
device pci 0.3 alias secondry_NTB_1 off end # Secondary vNTB
end
end
device domain 2 on
ops genoa_pci_domain_ops
device pci 00.0 alias gnb_2 on end
device pci 00.2 alias iommu_2 off ops amd_iommu_ops end
device pci 00.3 alias rcec_2 off end
device pci 01.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.1 alias gpp_bridge_2_0_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.2 alias gpp_bridge_2_1_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.3 alias gpp_bridge_2_2_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.4 alias gpp_bridge_2_3_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.5 alias gpp_bridge_2_4_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.6 alias gpp_bridge_2_5_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.7 alias gpp_bridge_2_6_a off end
end
device pci 02.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 02.1 alias gpp_bridge_2_7_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 02.2 alias gpp_bridge_2_8_a off end
end
device pci 03.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.1 alias gpp_bridge_2_0_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.2 alias gpp_bridge_2_1_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.3 alias gpp_bridge_2_2_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.4 alias gpp_bridge_2_3_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.5 alias gpp_bridge_2_4_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.6 alias gpp_bridge_2_5_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.7 alias gpp_bridge_2_6_b off end
end
device pci 04.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 04.1 alias gpp_bridge_2_7_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 04.2 alias gpp_bridge_2_8_b off end
end
device pci 05.0 on end # Dummy device function, do not disable
device pci 07.0 on end # Dummy device function, do not disable
device pci 07.1 alias gpp_bridge_2_a off
device pci 0.0 on end # Dummy PCIe function
device pci 0.1 off end
device pci 0.2 alias primary_NTB_2 off end # Primary PCIe Non-TransparentBridge
device pci 0.3 alias secondry_NTB_2 off end # Secondary vNTB
end
end
device domain 3 on
ops genoa_pci_domain_ops
device pci 00.0 alias gnb_3 on end
device pci 00.2 alias iommu_3 off ops amd_iommu_ops end
device pci 00.3 alias rcec_3 off end
device pci 01.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.1 alias gpp_bridge_3_0_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.2 alias gpp_bridge_3_1_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.3 alias gpp_bridge_3_2_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.4 alias gpp_bridge_3_3_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.5 alias gpp_bridge_3_4_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.6 alias gpp_bridge_3_5_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 01.7 alias gpp_bridge_3_6_a off end
end
device pci 02.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 02.1 alias gpp_bridge_3_7_a off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 02.2 alias gpp_bridge_3_8_a off end
end
device pci 03.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.1 alias gpp_bridge_3_0_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.2 alias gpp_bridge_3_1_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.3 alias gpp_bridge_3_2_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.4 alias gpp_bridge_3_3_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.5 alias gpp_bridge_3_4_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.6 alias gpp_bridge_3_5_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 03.7 alias gpp_bridge_3_6_b off end
end
device pci 04.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 04.1 alias gpp_bridge_3_7_b off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 04.2 alias gpp_bridge_3_8_b off end
end
device pci 05.0 on end # Dummy device function, do not disable
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 05.1 alias gpp_bridge_3_0_c off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 05.2 alias gpp_bridge_3_1_c off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 05.3 alias gpp_bridge_3_2_c off end
end
chip vendorcode/amd/opensil/genoa_poc/mpio
device pci 05.4 alias gpp_bridge_3_3_c off end
end
device pci 07.0 on end # Dummy device function, do not disable
device pci 07.1 alias gpp_bridge_3_a off
device pci 0.0 on end # Dummy PCIe function
device pci 0.1 off end #SDXI
device pci 0.2 alias primary_NTB_3 off end # Primary PCIe Non-TransparentBridge
device pci 0.3 alias secondry_NTB_3 off end # Secondary vNTB
device pci 0.4 alias xhci_3 off end # USB
device pci 0.5 alias mp0_3 off end # PSP (MP0)
end
device pci 07.2 alias gpp_bridge_3_b off
device pci 0.0 alias sata_3_0 off end # first SATA controller; AHCI mode
device pci 0.1 alias sata_3_1 off end # second SATA controller; AHCI mode
end
end
device mmio 0xfedc2000 alias i2c_0 off ops soc_amd_i2c_mmio_ops end
device mmio 0xfedc3000 alias i2c_1 off ops soc_amd_i2c_mmio_ops end
device mmio 0xfedc4000 alias i2c_2 off ops soc_amd_i2c_mmio_ops end
device mmio 0xfedc5000 alias i2c_3 off ops soc_amd_i2c_mmio_ops end
device mmio 0xfedc6000 alias i2c_4 off ops soc_amd_i2c_mmio_ops end
device mmio 0xfedcb000 alias i2c_5 off ops soc_amd_i2c_mmio_ops end
device mmio 0xfedc9000 alias uart_0 off ops amd_uart_mmio_ops end
device mmio 0xfedca000 alias uart_1 off ops amd_uart_mmio_ops end
device mmio 0xfedce000 alias uart_2 off ops amd_uart_mmio_ops end
device mmio 0xfedd2000 alias i3c_0 off end
device mmio 0xfedd3000 alias i3c_1 off end
device mmio 0xfedd4000 alias i3c_2 off end
device mmio 0xfedd6000 alias i3c_3 off end
end
|
