blob: c1820e2659fe2730aaec3bac49e7cb8bc972a486 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef AMD_BLOCK_CHIP_H
#define AMD_BLOCK_CHIP_H
#include <amdblocks/espi.h>
#include <amdblocks/spi.h>
struct soc_amd_common_config {
/*
* SPI configuration
* Default values if not overridden by mainboard:
* Read mode - Normal 33MHz
* Normal speed - 66MHz
* Fast speed - 66MHz
* Alt speed - 66MHz
* TPM speed - 66MHz
*/
struct spi_config spi_config;
/* eSPI configuration */
struct espi_config espi_config;
};
/*
* SoC callback that returns pointer to soc_amd_common_config structure embedded within the chip
* soc config.
*/
const struct soc_amd_common_config *soc_get_common_config(void);
#endif /* AMD_BLOCK_CHIP_H */
|