blob: a43792eea7ef03ced2800e20011171667461f530 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <acpi/acpi_device.h>
#include <acpi/acpigen.h>
#include <amdblocks/acp.h>
#include <amdblocks/acpimmio.h>
#include <amdblocks/chip.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ops.h>
#include <commonlib/helpers.h>
#include "acp_def.h"
_Static_assert(!(CONFIG(SOC_AMD_COMMON_BLOCK_ACP_GEN1) && CONFIG(SOC_AMD_COMMON_BLOCK_ACP_GEN2)),
"Cannot select both ACP_GEN1 and ACP_GEN2 - check your config");
static const char *acp_acpi_name(const struct device *dev)
{
return "ACPD";
}
static void acp_fill_wov_method(const struct device *dev)
{
const struct soc_amd_common_config *cfg = soc_get_common_config();
const char *scope = acpi_device_path(dev);
if (!cfg->acp_config.dmic_present || !scope)
return;
/* For ACP DMIC hardware runtime detection on the platform, _WOV method is populated. */
acpigen_write_scope(scope); /* Scope */
acpigen_write_method("_WOV", 0);
acpigen_write_return_integer(1);
acpigen_write_method_end();
acpigen_write_scope_end();
}
static void acp_fill_ssdt(const struct device *dev)
{
acpi_device_write_pci_dev(dev);
acp_fill_wov_method(dev);
}
struct device_operations amd_acp_ops = {
.read_resources = pci_dev_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_dev_enable_resources,
.init = acp_init,
.ops_pci = &pci_dev_ops_pci,
.scan_bus = scan_static_bus,
.acpi_name = acp_acpi_name,
.acpi_fill_ssdt = acp_fill_ssdt,
};
|