summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sch/pcie_config.c
blob: 5cc46a7cbd150d74338e1b1a1e85260e0b5e9b49 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2007-2009 coresystems GmbH
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
 */

static inline __attribute__ ((always_inline))
u8 pcie_read_config8(device_t dev, unsigned int where)
{
	unsigned long addr;
	addr = DEFAULT_PCIEXBAR | dev | where;
	return read8(addr);
}

static inline __attribute__ ((always_inline))
u16 pcie_read_config16(device_t dev, unsigned int where)
{
	unsigned long addr;
	addr = DEFAULT_PCIEXBAR | dev | where;
	return read16(addr);
}

static inline __attribute__ ((always_inline))
u32 pcie_read_config32(device_t dev, unsigned int where)
{
	unsigned long addr;
	addr = DEFAULT_PCIEXBAR | dev | where;
	return read32(addr);
}

static inline __attribute__ ((always_inline))
void pcie_write_config8(device_t dev, unsigned int where, u8 value)
{
	unsigned long addr;
	addr = DEFAULT_PCIEXBAR | dev | where;
	write8(addr, value);
}

static inline __attribute__ ((always_inline))
void pcie_write_config16(device_t dev, unsigned int where, u16 value)
{
	unsigned long addr;
	addr = DEFAULT_PCIEXBAR | dev | where;
	write16(addr, value);
}

static inline __attribute__ ((always_inline))
void pcie_write_config32(device_t dev, unsigned int where, u32 value)
{
	unsigned long addr;
	addr = DEFAULT_PCIEXBAR | dev | where;
	write32(addr, value);
}