summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/nehalem/smi.c
blob: faafdeead123a4fe1811b4bdf5e575d6ada32bb0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
#define __SIMPLE_DEVICE__

#include <types.h>
#include <string.h>
#include <device/device.h>
#include <device/pci.h>
#include "nehalem.h"

#include <cpu/intel/smm/gen1/smi.h>

void northbridge_write_smram(u8 smram)
{
	pcie_write_config8(PCI_DEV(QUICKPATH_BUS, 0, 1), QPD0F1_SMRAM, smram);
}