blob: 1aad8e3d80d8f7e39e96ead174debe7d95e3718e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef RAMINIT_TABLES_H
#define RAMINIT_TABLES_H
#include <types.h>
/* [CHANNEL][EXT_REVISON][LANE][2*SLOT+RANK][CLOCK_SPEED] */
extern const u8 u8_FFFD1240[2][5][9][4][4];
extern const u16 u16_FFFE0EB8[2][4];
/* [CARD][LANE][CLOCK_SPEED] */
extern const u16 u16_ffd1188[2][9][4];
/* [REVISION][CHANNEL][CLOCK_INDEX][?] */
extern const u8 u8_FFFD1891[2][2][4][12];
extern const u8 u8_FFFD17E0[2][5][4][4];
extern const u8 u8_FFFD0C78[2][5][4][2][2][4];
extern const u16 u16_fffd0c68[3];
extern const u16 u16_fffd0c70[2][2];
extern const u16 u16_fffd0c50[3][2][2];
/* [CLOCK_INDEX] */
extern const u16 min_cycletime[4];
/* [CLOCK_INDEX] */
extern const u16 min_cas_latency_time[4];
/* [CHANNEL][EXT_SILICON_REVISION][?][CLOCK_INDEX] */
/* On other mobos may also depend on slot and rank. */
extern const u8 u8_FFFD0EF8[2][5][4][4];
/* [CLOCK_SPEED] */
extern const u8 u8_FFFD1218[4];
extern const u8 reg178_min[];
extern const u8 reg178_max[];
extern const u8 reg178_step[];
extern const u16 u16_ffd1178[2][4];
extern const u16 u16_fe0eb8[2][4];
extern const u8 lut16[4];
#endif // RAMINIT_TABLES_H
|
