1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include "hostbridge.asl"
/* Operating System Capabilities Method */
Method (_OSC, 4)
{
/* Check for proper PCI/PCIe UUID */
If (Arg0 == ToUUID("33DB4D5B-1FF7-401C-9657-7441C03DD766"))
{
/* Let OS control everything */
Return(Arg3)
} Else {
CreateDWordField(Arg3, 0, CDW1)
CDW1 = CDW1 | 4 // Unrecognized UUID, so set bit 2 to 1
Return(Arg3)
}
}
/* PCI Device Resource Consumption */
Device (PDRC)
{
Name (_HID, EISAID("PNP0C02"))
Name (_UID, 1)
// This does not seem to work correctly yet - set values statically for
// now.
//Name (PDRS, ResourceTemplate() {
// Memory32Fixed(ReadWrite, 0x00000000, 0x00004000, RCRB) // RCBA
// Memory32Fixed(ReadWrite, 0x00000000, 0x00004000, MCHB) // MCHBAR
// Memory32Fixed(ReadWrite, 0x00000000, 0x00001000, DMIB) // DMIBAR
// Memory32Fixed(ReadWrite, 0x00000000, 0x00001000, EGPB) // EPBAR
// Memory32Fixed(ReadWrite, 0x00000000, 0x00000000, PCIE) // PCIE BAR
// Memory32Fixed(ReadWrite, 0xfed20000, 0x00070000, ICHB) // Misc ICH
//})
Name (PDRS, ResourceTemplate() {
Memory32Fixed(ReadWrite, CONFIG_FIXED_RCBA_MMIO_BASE, CONFIG_RCBA_LENGTH)
Memory32Fixed(ReadWrite, CONFIG_FIXED_MCHBAR_MMIO_BASE, 0x00004000)
Memory32Fixed(ReadWrite, CONFIG_FIXED_DMIBAR_MMIO_BASE, 0x00001000)
Memory32Fixed(ReadWrite, CONFIG_FIXED_EPBAR_MMIO_BASE, 0x00001000)
Memory32Fixed(ReadWrite, CONFIG_MMCONF_BASE_ADDRESS, CONFIG_MMCONF_LENGTH)
Memory32Fixed(ReadWrite, 0xfed20000, 0x00020000) // Misc ICH
Memory32Fixed(ReadWrite, 0xfed40000, 0x00005000) // Misc ICH
Memory32Fixed(ReadWrite, 0xfed45000, 0x0004b000) // Misc ICH
})
// Current Resource Settings
Method (_CRS, 0, Serialized)
{
//CreateDwordField(PDRS, ^RCRB._BAS, RBR0)
//RBR0 = \_SB.PCI0.LPCB.RCBA << 14
//CreateDwordField(PDRS, ^MCHB._BAS, MBR0)
//MBR0 = \_SB.PCI0.MCHC.MHBR << 14
//CreateDwordField(PDRS, ^DMIB._BAS, DBR0)
//DBR0 = \_SB.PCI0.MCHC.DMBR << 12
//CreateDwordField(PDRS, ^EGPB._BAS, EBR0)
//EBR0 = \_SB.PCI0.MCHC.EPBR << 12
//CreateDwordField(PDRS, ^PCIE._BAS, PBR0)
//PBR0 = \_SB.PCI0.MCHC.PXBR << 26
//CreateDwordField(PDRS, ^PCIE._LEN, PSZ0)
//PSZ0 = 0x10000000 << \_SB.PCI0.MCHC.PXSZ
Return(PDRS)
}
}
// PCIe graphics port 0:1.0
#include "peg.asl"
// Integrated graphics 0:2.0
#include <drivers/intel/gma/acpi/gfx.asl>
#include "igd.asl"
|
