1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2017 Keith Hui <buurin@gmail.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#define __SIMPLE_DEVICE__
#include <arch/io.h>
#include <cbmem.h>
#include <console/console.h>
#include <commonlib/helpers.h>
#include <cpu/intel/romstage.h>
#include <cpu/x86/mtrr.h>
#include <program_loading.h>
#include "i440bx.h"
void *cbmem_top(void)
{
/* Base of TSEG is top of usable DRAM */
/*
* SMRAM - System Management RAM Control Register
* 0x72
* [7:4] Not relevant to this function.
* [3:3] Global SMRAM Enable (G_SMRAME)
* [2:0] Hardwired to 010.
*
* ESMRAMC - Extended System Management RAM Control
* 0x73
* [7:7] H_SMRAM_EN
* 1 = When G_SMRAME=1, High SMRAM space is enabled at
* 0x100A0000-0x100FFFFF and forwarded to DRAM address
* 0x000A0000-0x000FFFFF.
* 0 = When G_SMRAME=1, Compatible SMRAM space is enabled at
* 0x000A0000-0x000BFFFF.
* [6:3] Not relevant to this function.
* [2:1] TSEG Size (T_SZ)
* Selects the size of the TSEG memory block, if enabled.
* 00 = 128KiB
* 01 = 256KiB
* 10 = 512KiB
* 11 = 1MiB
* [0:0] TSEG_EN
* When SMRAM[G_SMRAME] and this bit are 1, TSEG is enabled to
* appear between DRAM address (TOM-<TSEG Size>) to TOM.
*
* Source: 440BX datasheet, pages 3-28 thru 3-29.
*/
unsigned long tom = pci_read_config8(NB, DRB7) * 8 * MiB;
int gsmrame = pci_read_config8(NB, SMRAM) & 0x8;
/* T_SZ and TSEG_EN */
int tseg = pci_read_config8(NB, ESMRAMC) & 0x7;
if ((tseg & 0x1) && gsmrame) {
int tseg_size = 128 * KiB * (1 << (tseg >> 1));
tom -= tseg_size;
}
return (void *)tom;
}
#define ROMSTAGE_RAM_STACK_SIZE 0x5000
/* platform_enter_postcar() determines the stack to use after
* cache-as-ram is torn down as well as the MTRR settings to use,
* and continues execution in postcar stage. */
void platform_enter_postcar(void)
{
struct postcar_frame pcf;
uintptr_t top_of_ram;
if (postcar_frame_init(&pcf, ROMSTAGE_RAM_STACK_SIZE))
die("Unable to initialize postcar frame.\n");
/* Cache the ROM as WP just below 4GiB. */
postcar_frame_add_mtrr(&pcf, CACHE_ROM_BASE, CACHE_ROM_SIZE,
MTRR_TYPE_WRPROT);
/* Cache RAM as WB from 0 -> CACHE_TMP_RAMTOP. */
postcar_frame_add_mtrr(&pcf, 0, CACHE_TMP_RAMTOP, MTRR_TYPE_WRBACK);
/* Cache CBMEM region as WB. */
top_of_ram = (uintptr_t)cbmem_top();
postcar_frame_add_mtrr(&pcf, top_of_ram - 8*MiB, 8*MiB,
MTRR_TYPE_WRBACK);
run_postcar_phase(&pcf);
}
|
