summaryrefslogtreecommitdiff
path: root/src/northbridge/amd/amdmct/mct/mctsrc2p.c
blob: daf2bdfe869f413a70df53c6017d74a3be18cb6c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2007 Advanced Micro Devices, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */


u8 mct_checkNumberOfDqsRcvEn_Pass(u8 pass)
{
	return 1;
}


u32 SetupDqsPattern_PassA(u8 Pass)
{
	u32 ret;
	if(Pass == FirstPass)
		ret = (u32) TestPattern1_D;
	else
		ret = (u32) TestPattern2_D;

	return ret;
}


u32 SetupDqsPattern_PassB(u8 Pass)
{
	u32 ret;
	if(Pass == FirstPass)
		ret = (u32) TestPattern0_D;
	else
		ret = (u32) TestPattern2_D;

	return ret;
}


u8 mct_Get_Start_RcvrEnDly_Pass(struct DCTStatStruc *pDCTstat,
					u8 Channel, u8 Receiver,
					u8 Pass)
{
	u8 RcvrEnDly;

	if (Pass == FirstPass)
		RcvrEnDly = 0;
	else {
		u8 max = 0;
		u8 val;
		u8 i;
		u8 *p = pDCTstat->CH_D_B_RCVRDLY[Channel][Receiver>>1];
		u8 bn;
		bn = 8;
//		print_tx("mct_Get_Start_RcvrEnDly_Pass: Channel:", Channel);
//		print_tx("mct_Get_Start_RcvrEnDly_Pass: Receiver:", Receiver);
		for ( i=0;i<bn; i++) {
			val  = p[i];
//			print_tx("mct_Get_Start_RcvrEnDly_Pass: i:", i);
//			print_tx("mct_Get_Start_RcvrEnDly_Pass: val:", val);
			if(val > max) {
				max = val;
			}
		}
		RcvrEnDly = max;
//		while(1) {; }
//		RcvrEnDly += secPassOffset; //FIXME Why
	}

	return RcvrEnDly;
}



u8 mct_Average_RcvrEnDly_Pass(struct DCTStatStruc *pDCTstat,
				u8 RcvrEnDly, u8 RcvrEnDlyLimit,
				u8 Channel, u8 Receiver, u8 Pass)
{
	u8 i;
	u8 *p;
	u8 *p_1;
	u8 val;
	u8 val_1;
	u8 valid = 1;
	u8 bn;

	bn = 8;

	p = pDCTstat->CH_D_B_RCVRDLY[Channel][Receiver>>1];

	if (Pass == SecondPass) { /* second pass must average values */
		//FIXME: which byte?
		p_1 = pDCTstat->B_RCVRDLY_1;
//		p_1 = pDCTstat->CH_D_B_RCVRDLY_1[Channel][Receiver>>1];
		for(i=0; i<bn; i++) {
			val = p[i];
			/* left edge */
			if (val != (RcvrEnDlyLimit - 1)) {
				val -= Pass1MemClkDly;
				val_1 = p_1[i];
				val += val_1;
				val >>= 1;
				p[i] = val;
			} else {
				valid = 0;
				break;
			}
		}
		if (!valid) {
			pDCTstat->ErrStatus |= 1<<SB_NORCVREN;
		} else {
			pDCTstat->DimmTrainFail &= ~(1<<(Receiver + Channel));
		}
	} else {
		for(i=0; i < bn; i++) {
			val = p[i];
			/* Add 1/2 Memlock delay */
			//val += Pass1MemClkDly;
			val += 0x5; // NOTE: middle value with DQSRCVEN_SAVED_GOOD_TIMES
			//val += 0x02;
			p[i] = val;
			pDCTstat->DimmTrainFail &= ~(1<<(Receiver + Channel));
		}
	}

	return RcvrEnDly;
}