blob: 5be96b57544cd5a2f373a3bb9e429db740b17a49 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
|
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef _NB_AGESA_CHIP_H_
#define _NB_AGESA_CHIP_H_
struct northbridge_amd_agesa_family14_config
{
/*
* Here is an example of how this would be put into the devicetree.cb file
* Note that only Socket 0, Channel 0 is used for the Ontario
* (family 14, Fam 0x00-0x0F) parts.
* This should be placed after the device pci 18.x statements
*
* register "spdAddrLookup" = "
* { // Use 8-bit SPD addresses here
* { {0xA0, 0xA2}, {0x00, 0x00}, }, // socket 0 - Channel 0 & 1
* { {0x00, 0x00}, {0x00, 0x00}, }, // socket 1 - Channel 0 & 1 (Unused)
* }"
*
*/
u8 spdAddrLookup[2][2][4];
};
#endif
|
