blob: c380a868481bc3de34c09f1761eec60c0b60f3ec (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
##
## Config file for the Total Impact briQ
##
##
## Early board initialization, called from ppc_main()
##
initobject init.o
initobject clock.o
##
## Stage 2 timer support
##
object clock.o
arch ppc end
if CONFIG_BRIQ_750FX
dir /cpu/ppc/ppc7xx
end
if CONFIG_BRIQ_7400
dir /cpu/ppc/mpc74xx
end
##
## Include the secondary Configuration files
##
chip northbridge/ibm/cpc710
device pci_domain 0 on # 32bit pci bridge
device pci 0.0 on
chip southbridge/winbond/w83c553
# FIXME The function numbers are ok but the device id is wrong here!
device pci 0.0 on end # pci to isa bridge
device pci 0.1 on end # pci ide controller
end
end
end
device cpu_bus 0 on
# chip cpu/ppc/ppc7xx
# device cpu 0 on end
# end
end
end
##
## Build the objects we have code for in this directory.
##
addaction coreboot.a "$(CONFIG_CROSS_COMPILE)ranlib coreboot.a"
|
