1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <mainboard/gpio.h>
#include <soc/gpe.h>
#include <soc/gpio.h>
static const struct pad_config gpio_table[] = {
/* ------- GPIO Group GPD ------- */
PAD_CFG_GPI(GPD0, NONE, PWROK), // PM_BATLOW#
PAD_CFG_NF(GPD1, NATIVE, DEEP, NF1), // AC_PRESENT
PAD_CFG_GPI(GPD2, NATIVE, PWROK), // LAN_WAKEUP#
PAD_CFG_NF(GPD3, UP_20K, DEEP, NF1), // PWR_BTN#
PAD_CFG_NF(GPD4, NONE, DEEP, NF1), // SUSB#
PAD_CFG_NF(GPD5, NONE, DEEP, NF1), // SUSC#
PAD_CFG_NF(GPD6, NONE, DEEP, NF1), // SLP_A# (test point)
PAD_CFG_GPI(GPD7, NONE, PWROK), /* GPD_7 (crystal input,
low = signal ended,
high = differential)
*/
PAD_CFG_NF(GPD8, NONE, DEEP, NF1), // SUS_CLK_R
PAD_NC(GPD9, NONE), // PCH_SLP_WLAN# (test point)
PAD_CFG_NF(GPD10, NONE, DEEP, NF1), // NC
PAD_NC(GPD11, NONE), // LAN_DISABLE_N (test point)
/* ------- GPIO Group GPP_A ------- */
PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1), // SB_KBCRST#
PAD_CFG_NF(GPP_A1, NATIVE, DEEP, NF1), // LPC_AD0
PAD_CFG_NF(GPP_A2, NATIVE, DEEP, NF1), // LPC_AD1
PAD_CFG_NF(GPP_A3, NATIVE, DEEP, NF1), // LPC_AD2
PAD_CFG_NF(GPP_A4, NATIVE, DEEP, NF1), // LPC_AD3
PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1), // LPC_FRAME#
PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), // SERIRQ
_PAD_CFG_STRUCT(GPP_A7, 0x80100100, 0x0000), // INTP_OUT
PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1), // PM_CLKRUN#
PAD_CFG_NF(GPP_A9, DN_20K, DEEP, NF1), // CLK_PCI_KBC_R
PAD_NC(GPP_A10, NONE),
PAD_CFG_GPI(GPP_A11, UP_20K, DEEP), // LAN_WUP#
PAD_NC(GPP_A12, NONE), // ISH_GP_6_R (test point)
PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1), // SUSWARN#
PAD_CFG_NF(GPP_A14, NONE, DEEP, NF1), // S4_STATE#
PAD_CFG_NF(GPP_A15, UP_20K, DEEP, NF1), // SUS_PWR_ACK#_R
PAD_NC(GPP_A16, NONE),
PAD_NC(GPP_A17, NONE),
PAD_CFG_GPO(GPP_A18, 1, DEEP), // SB_BLON
PAD_NC(GPP_A19, NONE),
PAD_NC(GPP_A20, NONE),
PAD_NC(GPP_A21, NONE), // 3G_CONFIG2 (test point)
PAD_CFG_GPO(GPP_A22, 1, DEEP), // SATA_PWR_EN
PAD_NC(GPP_A23, NONE), // DGPU_PWM_SELECT# (test point)
/* ------- GPIO Group GPP_B ------- */
PAD_CFG_GPI(GPP_B0, NONE, DEEP),// TPM_PIRQ#
PAD_NC(GPP_B1, NONE), // GPP_B1 (test point)
PAD_NC(GPP_B2, NONE), // VRALERTB# (test point)
PAD_CFG_GPI(GPP_B3, NONE, DEEP), // BT_EN_PCH
PAD_CFG_GPI(GPP_B4, UP_20K, DEEP), // EXTTS_SNI_DRV1
PAD_NC(GPP_B5, NONE),
PAD_NC(GPP_B6, NONE),
PAD_NC(GPP_B7, NONE),
PAD_NC(GPP_B8, NONE),
PAD_NC(GPP_B9, NONE),
PAD_CFG_NF(GPP_B10, NONE, DEEP, NF1), // LAN_CLKREQ#
PAD_NC(GPP_B11, NONE),
PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1), // SLP_S0#
PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), // PLT_RST#
PAD_CFG_NF(GPP_B14, NONE, DEEP, NF1), // SPKR_SMC_EXTSMI (PCH_SPKR)
PAD_NC(GPP_B15, NONE),
PAD_NC(GPP_B16, NONE),
PAD_NC(GPP_B17, NONE),
PAD_CFG_GPI(GPP_B18, NONE, DEEP), // LPSS_GSPI0_MOSI (no reboot)
PAD_NC(GPP_B19, NONE),
PAD_NC(GPP_B20, NONE),
PAD_NC(GPP_B21, NONE),
PAD_CFG_GPI(GPP_B22, NONE, DEEP), // LPSS_GSPI1_MOSI (boot strap)
PAD_CFG_GPI(GPP_B23, NONE, DEEP), // PCH_HOT_GNSS_DISABLE
/* ------- GPIO Group GPP_C ------- */
PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1), // SMB_CLK
PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1), // SMB_DATA
PAD_CFG_GPI(GPP_C2, NONE, DEEP), // SKIN_THRM_SNSR_ALERT_N
PAD_CFG_GPI(GPP_C3, NONE, DEEP), // SML0_CLK
PAD_CFG_GPI(GPP_C4, NONE, DEEP), // SMK0_DATA
PAD_NC(GPP_C5, NONE), // GPP_C5 (test point)
PAD_CFG_GPI(GPP_C6, NONE, DEEP), // SMC_CPU_THERM
PAD_CFG_GPI(GPP_C7, NONE, DEEP), // SMD_CPU_THERM
PAD_NC(GPP_C8, NONE),
PAD_NC(GPP_C9, NONE),
PAD_NC(GPP_C10, NONE),
PAD_NC(GPP_C11, NONE),
PAD_NC(GPP_C12, NONE),
PAD_NC(GPP_C13, NONE),
PAD_NC(GPP_C14, NONE),
PAD_NC(GPP_C15, NONE),
PAD_CFG_NF(GPP_C16, NONE, DEEP, NF1), // I2C_SDA_TP
PAD_CFG_NF(GPP_C17, NONE, DEEP, NF1), // I2C_SCL_TP
PAD_CFG_NF(GPP_C18, NONE, DEEP, NF1), // SMD_7411_I2C
PAD_CFG_NF(GPP_C19, NONE, DEEP, NF1), // SMC_7411_I2C
//PAD_CFG_NF(GPP_C20, NONE, DEEP, NF1), // UART2_RXD
//PAD_CFG_NF(GPP_C21, NONE, DEEP, NF1), // UART2_TXD
PAD_NC(GPP_C22, NONE),
PAD_NC(GPP_C23, NONE),
/* ------- GPIO Group GPP_D ------- */
PAD_NC(GPP_D0, NONE),
PAD_NC(GPP_D1, NONE),
PAD_NC(GPP_D2, NONE),
PAD_NC(GPP_D3, NONE),
PAD_CFG_GPI(GPP_D4, NONE, DEEP), // I2C2_SDA
PAD_CFG_NF(GPP_D5, NONE, DEEP, NF3), // CNVI_RF_RST#
PAD_CFG_NF(GPP_D6, NONE, DEEP, NF3), // XTAL_CLKREQ
PAD_NC(GPP_D7, NONE),
PAD_NC(GPP_D8, NONE),
PAD_NC(GPP_D9, NONE),
PAD_NC(GPP_D10, NONE),
PAD_NC(GPP_D11, NONE),
PAD_NC(GPP_D12, NONE),
PAD_NC(GPP_D13, NONE),
PAD_NC(GPP_D14, NONE),
PAD_NC(GPP_D15, NONE),
PAD_NC(GPP_D16, NONE),
PAD_NC(GPP_D17, NONE), // 100k pull down
PAD_NC(GPP_D18, NONE),
PAD_CFG_NF(GPP_D19, NONE, DEEP, NF1), // MIC_CLK_PCH_R
PAD_CFG_NF(GPP_D20, NONE, DEEP, NF1), // MIC_DATA_PCH_R
PAD_NC(GPP_D21, NONE),
PAD_NC(GPP_D22, NONE),
PAD_CFG_GPI(GPP_D23, NONE, DEEP), // I2C2_SCL
/* ------- GPIO Group GPP_E ------- */
PAD_NC(GPP_E0, UP_20K), // SATAGP0 (test point)
PAD_CFG_NF(GPP_E1, UP_20K, DEEP, NF1), // SATAGP1
PAD_CFG_GPI(GPP_E2, NONE, DEEP), // SATAGP2
PAD_CFG_GPI(GPP_E3, NONE, DEEP), // EXTTS_SNI_DRV0
PAD_CFG_GPI(GPP_E4, NONE, DEEP), // DEVSLP0
PAD_CFG_GPI(GPP_E5, NONE, DEEP), // DEVSLP1
PAD_NC(GPP_E6, NONE), // PCH_MUTE# (test point)
PAD_CFG_GPI_APIC_LOW(GPP_E7, NONE, PLTRST), // TP_ATTN#
PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1), // SATA_LED#
PAD_CFG_GPI(GPP_E9, NONE, DEEP), // USB_OC0#
PAD_CFG_GPI(GPP_E10, NONE, DEEP), // USB_OC1#
PAD_CFG_GPI(GPP_E11, NONE, DEEP), // USB_OC2#
PAD_CFG_GPI(GPP_E12, NONE, DEEP), // VISACH2_D3
/* ------- GPIO Group GPP_F ------- */
PAD_CFG_GPI(GPP_F0, NONE, DEEP), // SATAGP3
PAD_NC(GPP_F1, NONE),
PAD_NC(GPP_F2, NONE), // ODD_DA#_R (test point)
PAD_NC(GPP_F3, NONE), // (test point)
PAD_NC(GPP_F4, NONE),
PAD_CFG_GPI(GPP_F5, NONE, DEEP), // KBLED_DET
PAD_CFG_GPI(GPP_F6, NONE, DEEP), // DEVSLP4
PAD_CFG_GPI(GPP_F7, NONE, DEEP), // LIGHT_KB_DET#
PAD_CFG_GPI(GPP_F8, NONE, DEEP), // GPP_F8
PAD_CFG_GPI(GPP_F9, NONE, DEEP), // GPP_F9
PAD_CFG_GPI(GPP_F10, NONE, DEEP), // BIOS_REC
PAD_CFG_GPI(GPP_F11, NONE, DEEP), // PCH_RSVD
PAD_CFG_GPI(GPP_F12, NONE, DEEP), // MFG_MODE
PAD_CFG_GPI(GPP_F13, NONE, DEEP), // GP39_GFX_CRB_DETECT
PAD_CFG_GPI(GPP_F14, NONE, DEEP), // 10k pull up to H_SKTOCC_N
PAD_CFG_GPI(GPP_F15, NONE, DEEP), // USB_OC4#
PAD_CFG_GPI(GPP_F16, NONE, DEEP), // USB_OC5#
PAD_CFG_GPI(GPP_F17, NONE, DEEP), // USB_OC6#
PAD_CFG_GPI(GPP_F18, NONE, DEEP), // USB_OC7#
//PAD_CFG_NF(GPP_F19, NONE, DEEP, NF1), // NB_ENAVDD
PAD_CFG_NF(GPP_F20, NONE, DEEP, NF1), // BLON
PAD_CFG_NF(GPP_F21, NONE, DEEP, NF1), // EDP_BRIGHTNESS
//PAD_CFG_GPO(GPP_F22, 1, DEEP), // DGPU_RST#_PCH
//PAD_CFG_GPO(GPP_F23, 1, DEEP), // DGPU_PWR_EN
/* ------- GPIO Group GPP_G ------- */
PAD_CFG_GPI(GPP_G0, UP_20K, DEEP), // BOARD_ID1
PAD_CFG_GPI(GPP_G1, NONE, DEEP), // BOARD_ID2
PAD_CFG_GPI(GPP_G2, NONE, DEEP), // TPM_DET
PAD_CFG_GPI(GPP_G3, NONE, DEEP), // GPIO4_1V8_MAIN_EN_R
PAD_CFG_GPI(GPP_G4, NONE, DEEP), // SMI#_R
PAD_NC(GPP_G5, NONE),
PAD_NC(GPP_G6, NONE),
PAD_NC(GPP_G7, NONE),
/* ------- GPIO Group GPP_H ------- */
PAD_CFG_NF(GPP_H0, NONE, DEEP, NF1), // WLAN_CLKREQ#
PAD_NC(GPP_H1, NONE),
PAD_CFG_NF(GPP_H2, NONE, DEEP, NF1), // PEG_CLKREQ#
PAD_NC(GPP_H3, NONE),
PAD_CFG_NF(GPP_H4, NONE, DEEP, NF1), // SSD_CLKREQ#
PAD_CFG_NF(GPP_H5, NONE, DEEP, NF1), // SSD2_CLKREQ#
PAD_NC(GPP_H6, NONE),
PAD_NC(GPP_H7, NONE),
PAD_NC(GPP_H8, NONE),
PAD_NC(GPP_H9, NONE),
PAD_NC(GPP_H10, UP_20K), // SML2CLK (test point)
PAD_NC(GPP_H11, UP_20K), // SML2DATA (test point)
PAD_CFG_GPI(GPP_H12, NONE, DEEP), // GPP_H_12 (eSPI flash sharing)
PAD_CFG_GPI(GPP_H13, NONE, DEEP), // SML3CLK
PAD_NC(GPP_H14, UP_20K), // SML3DATA (test point)
PAD_CFG_GPI(GPP_H15, NONE, DEEP), // SML3ALERT#
PAD_NC(GPP_H16, UP_20K), // SML4CLK (test point)
PAD_NC(GPP_H17, UP_20K), // SML4DATA (test point)
PAD_NC(GPP_H18, UP_20K), // SML4ALERT# (test point)
PAD_NC(GPP_H19, NONE),
PAD_NC(GPP_H20, NONE),
PAD_NC(GPP_H21, NONE),
PAD_NC(GPP_H22, NONE),
PAD_CFG_GPI(GPP_H23, NONE, DEEP), // DGPU_SELECT#
/* ------- GPIO Group GPP_I ------- */
PAD_CFG_NF(GPP_I0, NONE, DEEP, NF1), /* I_MDP_HPD on 1660 Ti,
NC on 1650/1650 Ti
*/
PAD_CFG_NF(GPP_I1, NONE, DEEP, NF1), // HDMI_HPD
PAD_CFG_GPI(GPP_I2, NONE, DEEP), // 1k pull to MDP_E_HPD
PAD_CFG_NF(GPP_I3, NONE, DEEP, NF1), // 1k pull to MDP_E_HPD
PAD_CFG_NF(GPP_I4, NONE, DEEP, NF1), // EDP_HPD
PAD_CFG_NF(GPP_I5, NONE, DEEP, NF1), /* I_MDP_CLK (on 1660 Ti),
NC (on 1650/1650 Ti)
*/
PAD_CFG_NF(GPP_I6, NONE, DEEP, NF1), /* I_MDP_DATA (on 1660 Ti),
NC (on 1650/1650 Ti)
*/
PAD_CFG_NF(GPP_I7, NONE, DEEP, NF1), /* HDMI_CTRLCLK (on 1650/1650 Ti),
test point (on 1660 Ti)
*/
PAD_CFG_NF(GPP_I8, NONE, DEEP, NF1), /* HDMI_CTRLDATA (on 1650/1650 Ti),
test point (on 1660 Ti)
*/
PAD_NC(GPP_I9, NONE),
PAD_NC(GPP_I10, NONE),
PAD_CFG_GPI(GPP_I11, NONE, DEEP), // 10k pull up to H_SKTOCC_N
PAD_NC(GPP_I12, NONE),
PAD_NC(GPP_I13, NONE),
PAD_NC(GPP_I14, NONE),
/* ------- GPIO Group GPP_J ------- */
PAD_CFG_NF(GPP_J0, NONE, DEEP, NF1), // CNVI_GNSS_PA_BLANKING
PAD_CFG_NF(GPP_J1, NONE, DEEP, NF2), // GPP_J1
PAD_NC(GPP_J2, NONE), // 100k pull down
PAD_NC(GPP_J3, NONE), // 100k pull down
PAD_CFG_NF(GPP_J4, NONE, DEEP, NF1), // CNVI_BRI_DT
PAD_CFG_NF(GPP_J5, UP_20K, DEEP, NF1), // CNVI_BRI_RSP
PAD_CFG_NF(GPP_J6, NONE, DEEP, NF1), // CNVI_RGI_DT
PAD_CFG_NF(GPP_J7, UP_20K, DEEP, NF1), // CNVI_RGI_RSP
PAD_CFG_NF(GPP_J8, NONE, DEEP, NF1), // CNVI_MFUART2_RXD
PAD_CFG_NF(GPP_J9, NONE, DEEP, NF1), // CNVI_MFUART2_TXD
PAD_NC(GPP_J10, NONE),
PAD_NC(GPP_J11, NONE), // 75k pull down
/* ------- GPIO Group GPP_K ------- */
PAD_NC(GPP_K0, NONE), // PCH_GPPK0_PCH_PEXVDD_EN (test point)
PAD_NC(GPP_K1, NONE), // PCH_GPPK1_PCH_FBVDDQ_EN (test point)
PAD_NC(GPP_K2, NONE), // PCH_GPPK2_PCH_1V8RUN_EN (test point)
_PAD_CFG_STRUCT(GPP_K3, 0x80880100, 0x0000), // SCI#_R
PAD_NC(GPP_K4, NONE),
PAD_NC(GPP_K5, NONE),
_PAD_CFG_STRUCT(GPP_K6, 0x40880100, 0x0000), // SWI#_R
PAD_NC(GPP_K7, NONE),
PAD_CFG_GPO(GPP_K8, 1, DEEP), // SATA_M2_PWR_EN1
PAD_CFG_GPO(GPP_K9, 1, DEEP), // SATA_M2_PWR_EN2
PAD_NC(GPP_K10, NONE), // PCH_GPPK10_PCH_NVVDD_EN (test point)
PAD_NC(GPP_K11, NONE), // PCH_GPPK11_PCH_NVVDD_EN (test point)
PAD_NC(GPP_K12, NONE), // (test point)
PAD_NC(GPP_K13, NONE),
PAD_CFG_GPO(GPP_K14, 0, DEEP), // GPP_K14_TEST_R
PAD_NC(GPP_K15, NONE),
PAD_NC(GPP_K16, NONE), // (test point)
PAD_NC(GPP_K17, NONE),
PAD_NC(GPP_K18, NONE),
PAD_CFG_GPI(GPP_K19, NONE, DEEP), // SMI#_RR
PAD_CFG_GPO(GPP_K20, 1, DEEP), // GPU_EVENT#
PAD_CFG_GPI(GPP_K21, NONE, PLTRST), // GC6_FB_EN_PCH
PAD_CFG_GPI(GPP_K22, NONE, DEEP), // DGPU_PWRGD_R
PAD_CFG_GPI(GPP_K23, NONE, DEEP), // DGPU_PRSNT#
};
void mainboard_configure_gpios(void)
{
gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
}
|
