1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2011 Advanced Micro Devices, Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
/*
DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001
)
{
#include "routing.asl"
}
*/
/* Routing is in System Bus scope */
Scope(\_SB) {
Name(PR0, Package(){
/* NB devices */
/* Bus 0, Dev 0 - SR5650 HT */
Package() { 0xFFFF, Zero, INTA, Zero },
/* Bus 0, Dev 1 - CLKCONFIG */
/* Bus 0, Dev 2 - PCIe Bridge for x16 PCIe Slot */
Package() {0x0002FFFF, 0, INTE, 0 },
/* Bus 0, Dev 3 - PCIe graphics port 1 bridge */
Package() {0x0003FFFF, 0, INTE, 0 },
/* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */
Package() {0x0004FFFF, 0, INTE, 0 },
/* Bus 0, Dev 5 - General purpose PCIe bridge 5 */
Package() {0x0005FFFF, 0, INTE, 0 },
/* Bus 0, Dev 6 - PCIe Bridge for Ethernet Chip */
Package() {0x0006FFFF, 0, INTF, 0 },
/* Bus 0, Dev 7 - PCIe Bridge for x1 PCIe Slot */
Package() {0x0007FFFF, 0, INTF, 0 },
/* Bus 0, Dev 8 - Southbridge port (normally hidden) */
/* Bus 0, Dev 9 - PCIe Bridge */
Package() {0x0009FFFF, 0, INTF, 0 },
/* Bus 0, Dev a - PCIe Bridge */
Package() {0x000AFFFF, 0, INTG, 0 },
/* Bus 0, Dev b - PCIe Bridge */
Package() {0x000BFFFF, 0, INTG, 0 },
/* Bus 0, Dev c - PCIe Bridge */
Package() {0x000CFFFF, 0, INTG, 0 },
/* Bus 0, Dev d - PCIe Bridge for Intel 82576 Giga NIC*/
/* SB devices */
/* Bus 0, Dev 17 - SATA controller */
Package() {0x0011FFFF, 0, INTG, 0 },
/* Bus 0, Dev 19 - USB: OHCI, dev 18,19 func 0-2, dev 20 func 5;
* EHCI, dev 18, 19 func 2 */
Package() {0x0012FFFF, 0, INTA, 0 },
Package() {0x0012FFFF, 1, INTB, 0 },
Package() {0x0012FFFF, 2, INTC, 0 },
Package() {0x0012FFFF, 3, INTD, 0 },
Package() {0x0013FFFF, 0, INTC, 0 },
Package() {0x0013FFFF, 1, INTD, 0 },
Package() {0x0013FFFF, 2, INTA, 0 },
Package() {0x0013FFFF, 2, INTB, 0 },
/* Bus 0, Dev 20 - F0:SMBus/ACPI,F1:IDE;F2:HDAudio;F3:LPC;F4:PCIBridge;F5:USB */
Package(){0x0014FFFF, 0, INTA, 0 },
Package(){0x0014FFFF, 1, INTB, 0 },
Package(){0x0014FFFF, 2, INTC, 0 },
Package(){0x0014FFFF, 3, INTD, 0 },
})
Name(APR0, Package(){
/* NB devices in APIC mode */
/* Bus 0, Dev 0 - SR5650 HT */
Package() { 0xFFFF, Zero, Zero, 0x37 },
/* Bus 0, Dev 1 - CLKCONFIG */
/* Bus 0, Dev 2 - PCIe Bridge for x16 PCIe Slot (GFX0) */
Package() {0x0002FFFF, 0, 0, 0x34 },
/* Bus 0, Dev 3 - PCIe graphics port 1 bridge */
Package() {0x0003FFFF, 0, 0, 0x34 },
/* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */
Package() {0x0004FFFF, 0, 0, 0x34 },
/* Bus 0, Dev 5 - General purpose PCIe bridge 5 */
Package() {0x0005FFFF, 0, 0, 0x34 },
/* Bus 0, Dev 6 - General purpose PCIe bridge 6 */
Package() {0x0006FFFF, 0, 0, 0x35 },
/* Bus 0, Dev 7 - PCIe Bridge */
Package() {0x0007FFFF, 0, 0, 0x35 },
/* Bus 0, Dev 8 - Southbridge port (normally hidden) */
/* Bus 0, Dev 9 - PCIe Bridge */
Package() {0x0009FFFF, 0, 0, 0x35 },
/* Bus 0, Dev A - PCIe Bridge */
Package() {0x000AFFFF, 0, 0, 0x36 },
/* Bus 0, Dev B - PCIe Bridge */
Package() {0x000BFFFF, 0, 0, 0x36 },
/* Bus 0, Dev C - PCIe Bridge */
Package() {0x000CFFFF, 0, 0, 0x36 },
/* Bus 0, Dev D - PCIe Bridge For Intel 82576 Giga NIC*/
/* SB devices in APIC mode */
/* Bus 0, Dev 17 - SATA controller */
Package() {0x0011FFFF, 0, 0, 0x16 },
/* Bus 0, Dev 19 - USB: OHCI, dev 18,19 func 0-2, dev 20 func 5;
* EHCI, dev 18, 19 func 2 */
Package( ){0x0012FFFF, 0, 0, 16 },
Package() {0x0012FFFF, 1, 0, 17 },
Package() {0x0012FFFF, 2, 0, 18 },
Package() {0x0012FFFF, 3, 0, 19 },
Package() {0x0013FFFF, 0, 0, 18 },
Package() {0x0013FFFF, 1, 0, 19 },
Package() {0x0013FFFF, 2, 0, 16 },
Package() {0x0013FFFF, 3, 0, 17 },
/* Bus 0, Dev 20 - F0:SMBus/ACPI, F1:IDE; F2:HDAudio; F3:LPC; F4:PCIBridge; F5:USB */
Package() {0x0014FFFF, 0, 0, 16 },
Package() {0x0014FFFF, 1, 0, 17 },
Package() {0x0014FFFF, 2, 0, 18 },
Package() {0x0014FFFF, 3, 0, 19 },
})
Name(PS2, Package(){
/* The external GFX - Hooked to PCIe slot 4 */
Package() {0x0000FFFF, 0, INTC, 0 },
Package() {0x0000FFFF, 1, INTD, 0 },
Package() {0x0000FFFF, 2, INTA, 0 },
Package() {0x0000FFFF, 3, INTB, 0 },
})
Name(APS2, Package(){
/* The external GFX - Hooked to PCIe slot 4 */
Package(){0x0000FFFF, 0, 0, 0x18 },
Package(){0x0000FFFF, 1, 0, 0x19 },
Package(){0x0000FFFF, 2, 0, 0x1A },
Package(){0x0000FFFF, 3, 0, 0x1B },
})
Name(PS4, Package(){
/* PCIe slot - Hooked to PCIe slot 4 */
Package(){0x0000FFFF, 0, INTA, 0 },
Package(){0x0000FFFF, 1, INTB, 0 },
Package(){0x0000FFFF, 2, INTC, 0 },
Package(){0x0000FFFF, 3, INTD, 0 },
})
Name(APS4, Package(){
/* PCIe slot - Hooked to PCIe slot 4 */
Package(){0x0000FFFF, 0, 0, 0x2C },
Package(){0x0000FFFF, 1, 0, 0x2D },
Package(){0x0000FFFF, 2, 0, 0x2E },
Package(){0x0000FFFF, 3, 0, 0x2F },
})
Name(PSb, Package(){
/* PCIe slot - Hooked to PCIe slot 11 */
Package(){0x0000FFFF, 0, INTD, 0 },
Package(){0x0000FFFF, 1, INTA, 0 },
Package(){0x0000FFFF, 2, INTB, 0 },
Package(){0x0000FFFF, 3, INTC, 0 },
})
Name(APSb, Package(){
/* PCIe slot - Hooked to PCIe */
Package(){0x0000FFFF, 0, 0, 0x20 },
Package(){0x0000FFFF, 1, 0, 0x21 },
Package(){0x0000FFFF, 2, 0, 0x22 },
Package(){0x0000FFFF, 3, 0, 0x23 },
})
Name(PSc, Package(){
/* PCIe slot - Hooked to PCIe slot 12 */
Package(){0x0000FFFF, 0, INTA, 0 },
Package(){0x0000FFFF, 1, INTB, 0 },
Package(){0x0000FFFF, 2, INTC, 0 },
Package(){0x0000FFFF, 3, INTD, 0 },
})
Name(APSc, Package(){
/* PCIe slot - Hooked to PCIe */
Package(){0x0000FFFF, 0, 0, 0x24 },
Package(){0x0000FFFF, 1, 0, 0x25 },
Package(){0x0000FFFF, 2, 0, 0x26 },
Package(){0x0000FFFF, 3, 0, 0x27 },
})
Name(PSd, Package(){
/* PCIe slot - Hooked to PCIe slot 13 */
Package(){0x0000FFFF, 0, INTB, 0 },
Package(){0x0000FFFF, 1, INTC, 0 },
Package(){0x0000FFFF, 2, INTD, 0 },
Package(){0x0000FFFF, 3, INTA, 0 },
})
Name(APSd, Package(){
/* PCIe slot - Hooked to PCIe */
Package(){0x0000FFFF, 0, 0, 0x28 },
Package(){0x0000FFFF, 1, 0, 0x29 },
Package(){0x0000FFFF, 2, 0, 0x2A },
Package(){0x0000FFFF, 3, 0, 0x2B },
})
Name(PCIB, Package(){
/* PCI slots: slot 0, slot 1, slot 2 behind Dev14, Fun4. */
Package(){0x0004FFFF, 0, 0, 0x14 },
Package(){0x0003FFFF, 0, 0, 0x15 },
Package(){0x0003FFFF, 1, 0, 0x16 },
Package(){0x0003FFFF, 2, 0, 0x17 },
Package(){0x0003FFFF, 3, 0, 0x14 },
})
}
|
