blob: 217c68a110ff82a738becfb2ea0b0767063a4d90 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2014 Siemens AG
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef PTN3460_H_
#define PTN3460_H_
#include <delay.h>
#include "lcd_panel.h"
#define PTN_SLAVE_ADR 0x20
#define PTN_I2C_CONTROLLER 0
#define PTN_EDID_OFF 0x00
#define PTN_EDID_LEN 0x80
#define PTN_CONFIG_OFF 0x80
#define PTN_CONFIG_LEN 0x19
#define PTN_FLASH_CFG_OFF 0xE8
#define PTN_FLASH_CFG_LEN 0x04
#define PTN_MAX_EDID_NUM 6
/* Define some error codes that can be used */
#define PTN_NO_ERROR 0x00000000
#define PTN_BUS_ERROR 0x10000000
#define PTN_INVALID_EDID 0x20000000
struct ptn_3460_config{
u8 dp_interface_ctrl; /* DisplayPort interface control */
u8 lvds_interface_ctrl1; /* LVDS interface control register 1 */
u8 lvds_interface_ctrl2; /* LVDS interface control register 2 */
u8 lvds_interface_ctrl3; /* LVDS interface control register 3 */
u8 edid_rom_emulation; /* select which EDID-block is emulated */
u8 edid_rom_access_ctrl; /* select which EDID block to map to 0..0x7F */
u8 pwm_min[3]; /* smallest PWM frequency for back light */
u8 pwm_max[3]; /* biggest PWM frequency for back light */
u8 fast_link_ctrl; /* Fast link training control register */
u8 pin_cfg_ctrl1; /* Pin configuration control register 1 */
u8 pin_cfg_ctrl2; /* Pin configuration control register 2 */
u8 pwm_default; /* Default PWM bit count in DPCD register */
u16 pwm_value; /* Current PWM bit count in DPCD register */
u8 pwm_default_freq; /* Default PWM frequency in DPCD register */
u8 t3_timing; /* Panel T3 timing value */
u8 t12_timing; /* Panel T12 timing value */
u8 backlight_ctrl; /* Back light control register */
u8 t2_delay; /* Panel T2 delay */
u8 t4_timing; /* Panel T4 timing value */
u8 t5_delay; /* Panel T5 delay */
} __packed;
struct ptn_3460_flash{
u8 cmd; /* Flash command (erase or erase and flash) */
u16 magic; /* Magic number needed by the flash algorithm */
u8 trigger; /* Trigger for starting flash operation */
} __packed;
int ptn3460_init(char *hwi_block);
int ptn3460_read_edid(u8 edid_num, u8 *data);
int ptn3460_write_edid(u8 edid_num, u8 *data);
int ptn_select_edid(u8 edid_num);
int ptn3460_flash_config(void);
#endif /* PTN3460_H_ */
|
