blob: 196ca28cdcebd788387d471fff3114c37dc64199 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
config BOARD_SIEMENS_BASEBOARD_MC_APL1
def_bool n
select SOC_INTEL_APOLLOLAKE
select BOARD_ROMSIZE_KB_16384
select HAVE_ACPI_TABLES
select USE_SIEMENS_HWILIB
select INTEL_LPSS_UART_FOR_CONSOLE
source "src/mainboard/siemens/mc_apl1/variants/*/Kconfig"
if BOARD_SIEMENS_BASEBOARD_MC_APL1
config MAINBOARD_DIR
string
default siemens/mc_apl1
config VARIANT_DIR
string
default "mc_apl1" if BOARD_SIEMENS_MC_APL1
default "mc_apl2" if BOARD_SIEMENS_MC_APL2
default "mc_apl3" if BOARD_SIEMENS_MC_APL3
default "mc_apl4" if BOARD_SIEMENS_MC_APL4
default "mc_apl5" if BOARD_SIEMENS_MC_APL5
config DEVICETREE
string
default "variants/$(CONFIG_VARIANT_DIR)/devicetree.cb"
config MAINBOARD_PART_NUMBER
string
default "MC APL1" if BOARD_SIEMENS_MC_APL1
default "MC APL2" if BOARD_SIEMENS_MC_APL2
default "MC APL3" if BOARD_SIEMENS_MC_APL3
default "MC APL4" if BOARD_SIEMENS_MC_APL4
default "MC APL5" if BOARD_SIEMENS_MC_APL5
config UART_FOR_CONSOLE
default 2
config MAX_CPUS
int
default 8
endif # BOARD_SIEMENS_BASEBOARD_MC_APL1
|
