summaryrefslogtreecommitdiff
path: root/src/mainboard/sapphire/pureplatinumh61/devicetree.cb
blob: c44e2f37724a72d6b34c4ee3f6809e19bf2765f0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
# SPDX-License-Identifier: GPL-2.0-or-later

chip northbridge/intel/sandybridge
	register "spd_addresses" = "{0x50, 0, 0x51, 0}"
	device domain 0 on
		chip southbridge/intel/bd82x6x	# Intel Series 6 Cougar Point PCH
			register "gen1_dec" = "0x000c0291"
			register "gen2_dec" = "0x000c0a01"
			register "pcie_port_coalesce" = "true"
			register "sata_interface_speed_support" = "0x3"
			register "sata_port_map" = "0x33"
			register "usb_port_config" = "{
				{ 1, 0, 0 },
				{ 1, 0, 0 },
				{ 1, 0, 1 },
				{ 1, 0, 1 },
				{ 1, 0, 2 },
				{ 1, 0, 2 },
				{ 1, 0, 3 },
				{ 1, 0, 3 },
				{ 1, 0, 4 },
				{ 1, 0, 4 },
				{ 1, 0, 6 },
				{ 1, 0, 5 },
				{ 1, 0, 5 },
				{ 1, 0, 6 }
			}"

			register "spi.opprefixes" = "{ 0x50, 0x06 }"
			register "spi.ops" = "{{0x01, WRITE_NO_ADDR},
						{0x02, WRITE_WITH_ADDR},
						{0x03, READ_WITH_ADDR},
						{0x05, READ_NO_ADDR},
						{0x20, WRITE_WITH_ADDR},
						{0x9f, READ_NO_ADDR},
						{0xad, WRITE_NO_ADDR},
						{0x04, WRITE_NO_ADDR}}"
			device ref mei1 on	# Management Engine Interface 1
				subsystemid 0x174b 0x1007
			end
			device ref mei2 off end	# Management Engine Interface 2
			device ref me_ide_r off end	# Management Engine IDE-R
			device ref me_kt off end	# Management Engine KT
			device ref gbe off end	# Intel Gigabit Ethernet
			device ref ehci2 on	# USB2 EHCI #2
				subsystemid 0x174b 0x1007
			end
			device ref hda on	# HD Audio Controller
				subsystemid 0x8086 0x1c20
			end
			device ref pcie_rp1 on	# PCIe Port #1
				subsystemid 0x174b 0x1007
			end
			device ref pcie_rp2 off end	# PCIe Port #2
			device ref pcie_rp3 off end	# PCIe Port #3
			device ref pcie_rp4 off end	# PCIe Port #4
			device ref pcie_rp5 on	# PCIe Port #5
				subsystemid 0x174b 0x1007
			end
			device ref pcie_rp6 on	# PCIe Port #6
				subsystemid 0x174b 0x1007
			end
			device ref pcie_rp7 off end	# PCIe Port #7
			device ref pcie_rp8 off end	# PCIe Port #8
			device ref ehci1 on	# USB2 EHCI #1
				subsystemid 0x174b 0x1007
			end
			device ref pci_bridge off end	# PCI bridge
			device ref lpc on	# LPC bridge
				subsystemid 0x174b 0x1007
				chip superio/fintek/f71808a
					register "multi_function_register_0" = "0x00"
					register "multi_function_register_1" = "0xc4"
					register "multi_function_register_2" = "0x21"
					register "multi_function_register_3" = "0x2f"
					register "multi_function_register_4" = "0x5c"
					register "hwm_peci_tsi_ctrl" = "0x02"	# PECI enabled, 1.23 V
					register "hwm_tcc_temp" = "0x66"	# TCC temperature = 102 °C
					register "hwm_fan1_seg1_speed" = "0xff"	# Fan 1 segment 1 = 100%
					register "hwm_fan1_seg2_speed" = "0xdb"	# Fan 1 segment 2 = 86%
					register "hwm_fan1_seg3_speed" = "0xbc"	# Fan 1 segment 3 = 74%
					register "hwm_fan1_seg4_speed" = "0x9e"	# Fan 1 segment 4 = 62%
					register "hwm_fan1_seg5_speed" = "0x7f"	# Fan 1 segment 5 = 50%
					register "hwm_fan1_temp_src" = "0x18"	# Fan 1 source = PECI
					register "hwm_fan2_seg1_speed" = "0xff"	# Fan 2 segment 1 = 100%
					register "hwm_fan2_seg2_speed" = "0xdb"	# Fan 2 segment 2 = 86%
					register "hwm_fan2_seg3_speed" = "0xbc"	# Fan 2 segment 3 = 74%
					register "hwm_fan2_seg4_speed" = "0x9e"	# Fan 2 segment 4 = 62%
					register "hwm_fan2_seg5_speed" = "0x7f"	# Fan 2 segment 5 = 50%
					register "hwm_fan2_temp_src" = "0x1e"	# Fan 2 source = temperature 2
					device pnp 4e.1 off end	# Serial Port 1
					device pnp 4e.4 on	# Hardware monitor
						io 0x60 = 0x295
						irq 0x70 = 0
					end
					device pnp 4e.5 off end	# Keyboard
					device pnp 4e.6 on	# GPIO
						irq 0xc5 = 0x1f
					end
					device pnp 4e.7 on	# WDT
						io 0x60 = 0xa00
					end
					device pnp 4e.8 off end	# CIR
					device pnp 4e.a on	# PME, ACPI, EUP
						irq 0xe0 = 0x90
						irq 0xf8 = 0x00
						irq 0xf9 = 0x09
						irq 0xfa = 0x00
					end
				end
			end
			device ref sata1 on	# SATA Controller 1
				subsystemid 0x174b 0x1007
			end
			device ref smbus on	# SMBus
				subsystemid 0x174b 0x1007
			end
			device ref sata2 off end	# SATA Controller 2
			device ref thermal off end	# Thermal
		end
		device ref host_bridge on	# Host bridge
			subsystemid 0x174b 0x1007
		end
		device ref peg10 on	# PCIe Bridge for discrete graphics
			subsystemid 0x174b 0x1007
		end
		device ref igd on	# Internal graphics VGA controller
			subsystemid 0x8086 0x2010
		end
	end
end